F. Ryan Johnson
Abstract
Single Chip Heterogeneous Multiprocessors executing a wide variety of software are increasingly common in consumer electronics. Because of the mix of real-time and best effort software across the entire chip, a key design element of these systems is the choice of scheduling strategy. Without task migration, the benefits of single chip processing cannot be fully realized. Previously, high-level modeling environments have not been capable of modeling asynchronous events such as interrupts and preemptive scheduling while preserving the performance benefits of high level simulation. This paper shows how extensions to Modeling Environment for Software and Hardware (MESH) enable precise modeling of these asynchronous events while running more than 1000 faster than cycle-accurate simulation. We discuss how we achieved this and illustrate its use in modeling preemptive scheduling. We evaluate the potential of migrating running tasks between processors to improve performance in a multimedia cell phone example. We show that by allowing schedulers to rebalance processor loads as new tasks arrive significant performance gains can be achieved over statically partitioned and dynamic scheduling approaches. In our example, we show that system response time can be improved by as much as 1.96 times when a preemptive migratory scheduler is used, despite the overhead incurred by scheduling tasks across multiple processors and transferring state during the migration of running tasks. The contribution of this work is to provide a framework for evaluating preemptive scheduling policies and task migration in a high level simulator, by combining the new ability to model interrupts with dramatically increased efficiency in the high-level modeling of scheduling and commuincation MESH already provides.
- Balarin, F., Watanabe, Y., Hsieh, H., Lavagno, L., Passerone, C., and Sangiovanni-Vincentelli, A. 2003. Metropolis: An integrated electronic system design environment. Comput. 36, 4, 45--52. Google Scholar
Digital Library
- Bobrek, A., Pieper, J. J., Nelson, J. E., Paul, J. M., and Thomas, D. E. 2004. Modeling shared resource contention using a hybrid simulation/analytical approach. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'04). Washington, DC, IEEE Computer Society, 21144. Google ScholarDigital Library
- Bouchhima, A., Yoo, S., and Jeraya, A. 2004. Fast and accurate timed execution of high level embedded software using HW/SW interface simulation model. In Proceedings of the Conference on Asia South Pacific Design Automation. 469--474. Google ScholarDigital Library
- Cassidy, A. S., Paul, J. M., and Thomas, D. E. 2003. Layered, multi-threaded, high-level performance design. In Proceedings of the Conference on Design, Automation and Test in Europe. 10954. Google ScholarDigital Library
- Duda, K. J. and Cheriton, D. R. 1999. Borrowed-virtual-time (BVT) scheduling: supporting latency-sensitive threads in a general-purpose scheduler. In Proceedings of the ACM Symposium on Operating Systems Principles. 261--276. Google ScholarDigital Library
- Guthaus, M. R., Ringenberg, J. S., Ernst, D., Austin, T. M., Mudge, T., and Brown, R. B. 2001. MiBench: A free, commercially representative embedded benchmark suite. In Proceedings of the IEEE Workshop on Workload Characterization. 1--12. Google ScholarDigital Library
- Honda, S., Wakabayashi, T., Tomiyama, H., and Takada, H. 2004. RTOS-centric hardware/software cosimulator for embedded system design. In Proceedings of the International Conference on HW/SW Codesign and System Synthesis. 158--163. Google ScholarDigital Library
- Jones, M. B. and Regehr, J. 1999. The problems you're having may not be the problems you think you're having: Results from a latency study of windows nt. In Proceedings of the 5th IEEE Real-Time Technology and Applications Symposium. 287. Google ScholarDigital Library
- Kempf, T., Doerper, M., Leupers, R., Ascheid, G., Meyr, H., Kogel, T., and Vanthournout, B. 2005. A modular simulation framework for spatial and temporal task mapping onto multi-processor soc platforms. In Proceedings of the conference on Design, Automation and Test in Europe (DATE'05). Washington, DC, IEEE Computer Society, 876--881. Google ScholarDigital Library
- Kim, D., Yi, Y., and Ha, S. 2005. Trace-driven HW/SW cosimulation using virtual synchronization technique. In Proceedings of the Conference on Design Automation. 345--348. Google ScholarDigital Library
- Kumar, R. 2005. Heterogenous chip multiprocessors. IEEE Comput. 38, 32--38. Google ScholarDigital Library
- Kumar, R., Farkas, K. I., Jouppi, N. P., hy Ranganathan, P., and Tullsen, D. M. 2003. Single-isa heterogeneous multi-core architectures: The potential for processor power reduction. In Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'36). Washington, DC, IEEE Computer Society, 81. Google ScholarDigital Library
- Lavagno, L., Passerone, C., Shah, V., and Watanabe, Y. 2005. A time slice based scheduler model for system level design. In Proceedings of the Conference on Design, Automation and Test in Europe. 378--383. Google ScholarDigital Library
- Meyer, B. H., Pieper, J. J., Paul, J. M., Nelson, J. E., Pieper, S. M., and Rowe, A. G. 2005. Power-performance simulation and design strategies for single-chip heterogeneous multiprocessors. IEEE Trans. Comput. 54, 6, 684--697. Google ScholarDigital Library
- Milojicic, D. S., Douglis, F., Wheeler, R., and Zhou, S. 2000. Process migration. ACM Comput. Surv. 32, 3, 241--299. Google ScholarDigital Library
- Passerone, C., Lavagno, L., Chiodo, M., and Sangiovanni-Vincentelli, A. 1997. Fast hardware/software co-simulation for virtual prototyping and trade-off analysis. In Proceedings of the Conference on Design Automation. 389--394. Google ScholarDigital Library
- Paul, J. M., Bobrek, A., Nelson, J. E., Pieper, J. J., and Thomas, D. E. 2003. Schedulers as model-based design elements in programmable heterogeneous multiprocessors. In Proceedings of the 40th Conference on Design Automation. 408--411. Google ScholarDigital Library
- Paul, J. M., Thomas, D. E., and Bobrek, A. 2004. Benchmark-based design strategies for single chip heterogeneous multiprocessors. In Proceedings of the International Conference on HW/SW Codesign and System Synthesis. 54--59. Google ScholarDigital Library
- Paul, J. M., Thomas, D. E., and Bobrek, A. 2006. Scenario-oriented design for single-chip heterogeneous multiprocessors. IEEE Trans. VLSI Syst. 14, 868--880. Google ScholarDigital Library
- Paul, J. M., Thomas, D. E., and Cassidy, A. S. 2005. High-level modeling and simulation of single-chip programmable heterogeneous multiprocessors. ACM Trans. Des. Autom. Electron. Syst. 10, 3, 431--461. Google ScholarDigital Library
- Pham, D., Anderson, H.-W., Behnen, E., and et al., M. B. 2006. Key features of the design methodology enabling a multi-core SoC implementation of a first-generation cell processor. In Proceedings of the Conference on Asia South Pacific Design Automation. 871--878. Google ScholarDigital Library
- Philips. http://www.semiconductors.philips.com/products/nexperia/.Google Scholar
- Regehr, J. and Duongsaa, U. 2005. Preventing interrupt overload. In Proceedings of the Conference on Languages, Compilers, and Tools for Embedded Systems. 50--58. Google ScholarDigital Library
- Rhodes, D. L. and Wolf, W. 1999. Overhead effects in real-time preemptive schedules. In Proceedings of the International Workshop on HW/SW Codesign. 193--197. Google ScholarDigital Library
- SystemC. http://www.systemc.org/.Google Scholar
- TexasInstruments. http://focus.ti.com/omap/docs/omaphomepage.tsp.Google Scholar
- Yi, Y., Kim, D., and Ha, S. 2003. Virtual synchronization technique with os modeling for fast and time-accurate cosimulation. In Proceedings of the International Conference on HW/SW Codesign and System Synthesis. 1--6. Google ScholarDigital Library
- Yu, H., Gerstlauer, A., and Gajski, D. 2003. RTOS scheduling in transaction level models. In Proceedings of the International Conference on HW/SW Codesign and System Synthesis. 31--36. Google ScholarDigital Library
Index Terms
- Interrupt modeling for efficient high-level scheduler design space exploration
Recommendations
Design and Implementation of an Efficient Two-Level Scheduler for Cloud Computing Environment
CCGRID '10: Proceedings of the 2010 10th IEEE/ACM International Conference on Cluster, Cloud and Grid ComputingCloud computing focuses on delivery of reliable, fault-tolerant and scalable infrastructure for hosting Internet based application services. Our work presents the implementation of an efficient Quality of Service (QoS) based meta-scheduler and Backfill ...
Design of an efficient ready queue for earliest-deadline-first (EDF) scheduler
DATE '16: Proceedings of the 2016 Conference on Design, Automation & Test in EuropeAlthough dynamic-priority-based EDF algorithm is known to be theoretically optimal for scheduling sporadic real-time tasks on uniprocessor, fixed-priority (FP) scheduling is mostly used in practice. One of the main reasons for FP scheduling being ...
Design and Implementation of an Efficient Two-level Scheduler for Cloud Computing Environment
ARTCOM '09: Proceedings of the 2009 International Conference on Advances in Recent Technologies in Communication and ComputingCloud computing focuses on delivery of reliable, fault-tolerant and scalable infrastructure for hosting Internet based application services. This paper presents the implementation of an efficient Quality of Service (QoS) based Meta-Scheduler and ...
Comments