skip to main content
10.1145/1353629.1353663acmconferencesArticle/Chapter ViewAbstractPublication PagesispdConference Proceedingsconference-collections
research-article

The ISPD global routing benchmark suite

Published:13 April 2008Publication History

ABSTRACT

This paper describes the ISPD global routing benchmark suite and related contests. Total 16 global routing benchmarks are produced from the ISPD placement contest benchmark suite using a variety of publicly available academic placement tools. The representative characteristics of the ISPD global routing benchmark suite include multiple metal layers with layer assignment requirement, wire and via width/space modeling, and macro porosity modeling. The benchmarks have routable nets from 200 thousand 1.6 million. While primarily intended for global routing, they can be certainly extended for detailed routing or routing congestion estimation. In conjunction with the previous ISPD placement contest benchmark suite, the new global routing benchmarks will present realistic and challenging physical design problems of modern complex IC designs

References

  1. C. J. Alpert, "The ISPD98 Circuit Benchmark suite," in Proc. International Symposium on Physical Design, 1998, pp. 80--85. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. F. Brglez, D. Bryan and K. Kozminski, "Combinational Profiles of Sequential Benchmark Circuits", International Conference on Circuits and Systems, 1989, pp. 1929--1934.Google ScholarGoogle ScholarCross RefCross Ref
  3. A. E. Caldwell, A. B. Kahng, I. L. Markov, "Toward CAD-IP Reuse: The MARCO GSRC Bookshelf of Fundamental CAD Algorithms," IEEE Design and Test, May 2002, pp. 72--81, http://vlsicad.eecs.umich.edu/BK/Slots/ Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. T. F. Chan, J. Cong, J. R. Shinnerl, K. Sze and M. Xie, "mPL6: Enhanced Multilevel Mixed-size Placement", 2006, pp. 212--214. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. B. Hu and M. Marek-Sadowska, "FAR: Fixed-Points-Addition-Based VLSI Placement Algorithm" in Proc. International Symposium on Physical Design, 2005, pp. 239--241. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. Z.-W. Jiang, T.-C. Chen, T.-C. Hsu, H.-C. Chen, Y.-W. Chang, "NTUplace2: A Hybrid Placer Using Partitioning and Analytical Techniques", in Proc. International Symposium on Physical Design, 2006, pp. 215--217. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. A. B. Kahng, Q. Wang, "A Faster Implementation of APlace", in Proc. International Symposium on Physical Design, 2006, pp. 218--220. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. G.-J. Nam, C. J. Alpert, P. Villarrubia, B. Winter and M. Yildiz, "The ISPD2005 Placement Contest and Benchmark Suite", in Proc. International Symposium on Physical Design, 2005, pp. 216--219. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. G.-J. Nam, "ISPD 2006 Placement Contest: Benchmark Suite and Results", in Proc. International Symposium on Physical Design, 2006, pp. 167--167. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. J. Roy, D. Papa, A. Ng, I. Markov, "Satisfying Whitespace Requirements in Top-down Placement", in Proc. International Symposium on Physical Design, 2006, pp. 206--208. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. P. Spindler and F. Johannes, "Fast and Robust Quadratic Placement Combined with an Exact Linear Net Model", in Proc. International Conference on Computer-Aided Design, 2006, pp. 179--186. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. T. Taghavi, X. Yang, B.-K. Choi, M. Wang, M. Sarrafzadeh, "Dragon2006: Blockage-Aware Congestion-Controlling Mixed-size Placer", in Proc. International Symposium on Physical Design, 2006, pp. 209--211. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. N. Viswanathan, M. Pan, C. Chu, "FastPlace: An Analytical Placer for Mixed-mode Designs", in Proc. International Symposium on Physical Design, 2005, pp. 221--223. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. The ISPD global routing benchmark suite

          Recommendations

          Reviews

          Wolfgang Schreiner

          In the physical design of integrated circuits, routing is the process of creating physical signal connections from logical connectivity requirements under various design constraints. Based on a previously constructed placement of the circuit elements, and on a graph that describes the fundamental communication structures and capacities, global routing is applied to solve the problem on a high level, with details of refinements, adjustments, and corrections left to later design phases. Regular contests based on widely accepted benchmark suites will help advance the state of the art in global routing. Thus, the International Symposium on Physical Design (ISPD) has developed a Global Routing Benchmark Suite that is described in this short paper. Based on previously constructed placement benchmarks, eight global routing benchmarks were developed for a contest at ISPD 2007; these were extended by another eight benchmarks for the ISPD 2008 contest. The suites were carefully chosen to comprise benchmarks with different characteristics with respect to, for example, the number and nets to be routed, the structure of the global graph, and the capacities of the edges, thus yielding a number of representative problem instances. The paper offers a clear overview of the design rationale of the benchmarks, and also discusses the problem of choosing a metric for comparing the quality of solutions; essentially, both contests emphasized congestion reduction, with the number of overflows as the primary objective function. Together with the ISPD placement benchmark, the global routing benchmark is certainly going to foster future research in physical design. Online Computing Reviews Service

          Access critical reviews of Computing literature here

          Become a reviewer for Computing Reviews.

          Comments

          Login options

          Check if you have access through your login credentials or your institution to get full access on this article.

          Sign in
          • Published in

            cover image ACM Conferences
            ISPD '08: Proceedings of the 2008 international symposium on Physical design
            April 2008
            218 pages
            ISBN:9781605580487
            DOI:10.1145/1353629

            Copyright © 2008 ACM

            Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

            Publisher

            Association for Computing Machinery

            New York, NY, United States

            Publication History

            • Published: 13 April 2008

            Permissions

            Request permissions about this article.

            Request Permissions

            Check for updates

            Qualifiers

            • research-article

            Acceptance Rates

            Overall Acceptance Rate62of172submissions,36%

          PDF Format

          View or Download as a PDF file.

          PDF

          eReader

          View online with eReader.

          eReader