Björn Franke
ABSTRACT
Instruction set simulators are indispensable tools in both ASIP design space exploration and the software development and optimisation process for existing platforms. Despite the recent progress in improving the speed of functional instruction set simulators cycle-accurate simulation is still prohibitively slow for all but the most simple programs. This severely limits the applicability of cycle-accurate simulators in the performance evaluation of complex embedded applications. In this paper we present a novel approach, namely the prediction of cycle counts based on information gathered during fast functional simulation and prior training. We have evaluated our approach against a cycle-accurate ARM v5 architecture simulator and a large set of benchmarks. We demonstrate it is capability of providing highly accurate performance predictions with an average error of less than 5.8% at a fraction of the time for cycle-accurate simulation.
- S. Amarasinghe. StreamIt - Benchmarks. http://cag.csail.mit.edu/streamit/shtml/benchmarks.shtml, 2007.Google Scholar
- ARC. ARC VTOC Tool. http://www.arc.com/software/simulation/vtoc.html, 2007.Google Scholar
- T. M. Austin. Pointer-intensive benchmark suite. http://www.cs.wisc.edu/~austin/ptr-dist.html, 2007.Google Scholar
- T. M. Austin, S. E. Breach, and G. S. Sohi. Efficient detectopn of all pointer and array access errors. Technical report, University of Wisconsin, 1993.Google Scholar
- J. R. Bammi, E. Harcourt, W. Kruijtzer, L. Lavagno, and M. T. Lazarescu. Software performance estimation strategies in a system-level design tool. In Proceedings of CODES'00, 2000. Google ScholarDigital Library
- G. Bontempi and W. Kruijtzer. A data analysis method for software performance prediction. In Proceedings of DATE'02, 2002. Google ScholarDigital Library
- P. C. Diniz. A compiler approach to performance prediction using empirical-based modeling. Lecture Notes in Computer Science, 2659, 2003. Google ScholarDigital Library
- C. Dubach, J. Cavazos, B. Franke, M. O'Boyle, G. Fursin, and O. Temam. Fast compiler optimisation evaluation using code-feature based performance prediction. In Proceedings of Computing Frontiers'07, 2007. Google ScholarDigital Library
- L. Eeckhout, S. Nussbaum, J. E. Smith, and K. D. Bosschere. Statistical simulation: Adding efficiency to the computer designer's toolbox. IEEE Micro, 2003. Google ScholarDigital Library
- J. Gustafsson. The WCET tool challenge 2006. In Proceedings of the 2nd International Symposium on Leveraging Applications of Formal Methods (ISOLA'06), 2007.Google Scholar
- K. Hoste, A. Phansalkar, L. Eeckhout, A. Georges, L. K. John, and K. D. Bosschere. Performance prediction based on inherent program similarity. In Proceedings of PACT'06, 2006. Google ScholarDigital Library
- C.-H. Hsu and U. Kremer. IPERF: A framework for automatic construction of performance prediction models. In Proceedings of the Workshop on Profile and Feedback-Directed Compilation (PFDC'98), 1998.Google Scholar
- Intel. Intel StrongARM SA-1100 Microprocessor - Developer's Manual. http://www.intel.com, 1999.Google Scholar
- P. Joseph, K. Vaswani, and M. J. Thazhuthaveetil. Construction and use of linear regression models for processor performance analysis. In Proceedings of the 12th International Symposium on High-Performance Computer Architecture (HPCA), 2006.Google ScholarCross Ref
- T. Kempf, K. Karuri, S. Wallentowitz, G. Ascheid, R. Leupers, and H. Meyr. A SW performance estimation framework for early system-level-design using fine-grained instrumentation. In Proceedings of DATE'06, 2006. Google ScholarDigital Library
- T. Kisuki, P. Knijnenburg, and M. O'Boyle. Combined selection of tile sizes and unroll factors using iterative compilation. In Proceedings of PACT'00, 2000. Google ScholarDigital Library
- B. C. Lee and D. M. Brooks. Accurate and efficient regression modeling for microarchitectural performance and power prediction. In Proceedings of ASPLOS'06, 2006. Google ScholarDigital Library
- C. Lee. MediaBench. http://euler.slu.edu/~fritts/mediabench/mb1/, 2007.Google Scholar
- C. Lee, M. Potkonjak, and W. Mangione-Smith. Media-Bench: A tool for evaluating and synthesizing multimedia and communications systems. In Proceedings of the 30th Annual IEEE/ACM International Symposium on Microarchitecture, 1997. Google ScholarDigital Library
- C. G. Lee. UTDSP benchmark suite. http://www.eecg.toronto.edu/~corinna/DSP/infrastructure/UTDSP.html, 1998.Google Scholar
- A. Nohl, G. Braun, O. Schliebusch, R. Leupers, H. Meyr, and A. Hoffmann. A universal technique for fast and flexible instruction-set architecture simulation. In DAC '02: Proceedings of the 39th Conference on Design Automation, pages 22--27, New York, NY, USA, 2002. ACM. Google ScholarDigital Library
- M. S. Oyamada, F. Zschornack, and F. R. Wagner. Accurate software performance estimation using domain classification and neural networks. In Proceedings of SBCCI'04, 2004. Google ScholarDigital Library
- W. Qin. SimIt-ARM. http://simit-arm.sourceforge.net, 2007.Google Scholar
- W. Qin and S. Malik. Flexible and formal modeling of microprocessors with application to retargetable simulation. In Proceedings of Design Automation & Test in Europe (DATE), 2003. Google ScholarDigital Library
- M. Reshadi, N. Bansal, P. Mishra, and N. Dutt. An efficient retargetable framework for instruction-set simulation. In Proceedings of CODES+ISSS'03, 2003. Google ScholarDigital Library
- M. Reshadi, P. Mishra, and N. Dutt. Instruction set compiled simulation: A technique for fast and flexible instruction set simulation. In Proceedings of the 2003 Design Automation Conference (DAC), 2003. Google ScholarDigital Library
- M. Reshadi, P. Mishra, and N. Dutt. Hybrid compiled simulation: An efficient technique for instruction-set architecture simulation. ACM Transactions on Embedded Computing Systems (TECS), 2007. To appear. Google ScholarDigital Library
- W. Snyder, P. Wasson, and D. Galbi. Verilator. http:\\www.veripool.com\verilator.html, 2007.Google Scholar
- N. Topham and D. Jones. High speed CPU simulation using JIT binary translation. In Proceedings of MoBS -- Workshop on Modeling, Benchmarking and Simulation, 2007.Google Scholar
- S. J. Weber, M. W. Moskewicz, M. Gries, C. Sauer, and K. Keutzer. Fast cycle-accurate simulation and instruction set generation for constraint-based descriptions of programmable architectures. In Proceedings of CODES+ISSS'04, 2004. Google ScholarDigital Library
- V. Zivojnovic, J. Martinez, C. Schläger, and H. Meyr. DSP-stone: A DSP-Oriented Benchmarking Methodology. In Proceedings of ICSPAT'94, 1994.Google Scholar
Index Terms
- Fast cycle-approximate instruction set simulation
Recommendations
Instruction set compiled simulation: a technique for fast and flexible instruction set simulation
DAC '03: Proceedings of the 40th annual Design Automation ConferenceInstruction set simulators are critical tools for the exploration and validation of new programmable architectures. Due to increasing complexity of the architectures and time-to-market pressure, performance is the most important feature of an ...
Automatic custom instruction identification for application-specific instruction set processors
The application-specific instruction set processors (ASIPs) have received more and more attention in recent years. ASIPs make trade-offs between flexibility and performance by extending the base instruction set of a general-purpose processor with custom ...
Increasing the instruction fetch rate via block-structured instruction set architectures
MICRO 29: Proceedings of the 29th annual ACM/IEEE international symposium on MicroarchitectureTo exploit larger amounts of instruction level parallelism, processors are being built with wider issue widths and larger numbers of functional units. Instruction fetch rate must also be increased in order to effectively exploit the performance ...
Comments