skip to main content
10.1145/1366110.1366185acmconferencesArticle/Chapter ViewAbstractPublication PagesglsvlsiConference Proceedingsconference-collections
research-article

A lithography-friendly structured ASIC design approach

Published:04 May 2008Publication History

ABSTRACT

Integrated circuit manufacturing costs are increasing with decreasing device feature sizes, due to significant increases in mask costs. At the same time, systematic processing variations due to optical proximity effects are also increasing, making it harder to predict the circuit behavior with fidelity. Therefore, there is a need to implement designs using regular circuit structures. In this paper, we present a new structured ASIC approach which utilizes an array of 2-input NAND gates. Our NAND2 array based circuit implementation reduces manufacturing costs, and design turn-around times because different designs can share the same masks up to the poly layer. The regular layout structure of our NAND2 array also helps in reducing systematic variations. We compared the performance of our NAND2 array with the ASIC approach by implementing several benchmark circuits using both methods. The experimental results demonstrate that on average, our approach has a delay penalty of 40%, an area penalty of 12%, and a power increase of 7%, compared to an ASIC design approach. This is better than the previously reported structured ASIC approaches. We also performed lithographical simulations of the poly and metal masks of the designs implemented using our approach as well as the ASIC design approach. These lithographical simulation results demonstrate that our approach has lower errors on the poly and the Metal1 layers by 7% and 24% respectively, compared to the ASIC approach.

References

  1. "Sematech Annual Report." http://www.sematech.org/public/ corporate/annrpt/annrpt02/pdf/mask.pdf, 2002.Google ScholarGoogle Scholar
  2. A. Sangiovanni--Vincentelli, "The tides of EDA." Keynote Talk, Design Automation Conference, June 2003.Google ScholarGoogle Scholar
  3. H. Chang and S. S. Sapatnekar, "Statistical timing analysis under spatial correlations," vol. 24, pp. 1467--1482, Sept. 2005. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. A. Agarwal, D. Blaauw, and V. Zolotov, "Statistical timing analysis for intra--die process variations with spatial correlations," in ICCAD, pp. 900--907, 2003. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. K. Cao, S. Dobre, and J. Hu, "Standard cell characterization considering lithography induced variations," in DAC '06: Proceedings of the 43rd annual conference on Design automation, pp. 801--804, 2006. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. "The International Technology Roadmap for Semiconductors." http://public.itrs.net/, 2003.Google ScholarGoogle Scholar
  7. J. Rabaey, Digital Integrated Circuits: A Design Perspective. Prentice Hall Electronics and VLSI Series, Prentice Hall, 1996. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. K. Gulati, N. Jayakumar, and S. P. Khatri, "A structured ASIC design approach using pass transistor logic.," in ISCAS, pp. 1787--1790, IEEE, 2007.Google ScholarGoogle Scholar
  9. M. Takechi, K. Ikuzaki, T. Itoh, and M. Fujita, "A CMOS 12K gate--array with flexible 10Kb memory," in Proceedings of the ISSCC, pp. 258--259, Feb 1984.Google ScholarGoogle Scholar
  10. S. Tanaka, J. Iwamura, J. Ohno, M. Maeguchi, H. Tango, and K. Doi, "A sub--nanosecond 8K--gate CMOS/SOS gate array," in Proceedings of the ISSCC, pp. 260--261, Feb 1984.Google ScholarGoogle Scholar
  11. A. Koorapaty, V. Chandra, K. Y. TONG, C. Patel, L. Pillegi, and H. Schmit, "Heterogeneous programmable logic block architectures," in Design Automation and Test in Europe Conference, Mar 2003. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. A. Koorapaty, L. Pillegi, and H. Schmit, "Heterogeneous logic block architectures for via--patterned programmable fabrics," in 13th International Conference on Field Programmable Logic and Applications, Sep 2003.Google ScholarGoogle Scholar
  13. A. Koorapaty, V. Kheterapal, P. Gopalakrishnan, and L. Pillegi, "Exploring logic block granularity for regular fabrics," in Design Automation and Test in Europe Conference, vol. 1, pp. 468--473, Feb 2004. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. N. Jayakumar and S. Khatri, "A metal and via maskset programmable VLSI design methodology using PLAs," in Proceedings, IEEE/ACM International Conference on Computer--Aided Design, pp. 590--594, Nov 2004. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. L. Pillegi, H. Schmit, A. Strojwas, P. Gopalakrishnanand, V. Kheterapal, A. Koorapaty, C. Patel, S. Rovner, and Y. Tong, "Exploring regular fabrics to optimize the performance--cost trade--off," in Design Automation Conference, June 2003. Presentation slides, http://videos.dac.com/videos/40th/46/46\_4/46\_4slides.pdf. Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. E. M. Sentovich, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. R. Stephan, R. K. Brayton, and A. L. Sangiovanni--Vincentelli, "SIS: A System for Sequential Circuit Synthesis," Tech. Rep. UCB/ERL M92/41, Electronics Research Lab, Univ. of California, Berkeley, CA 94720, May 1992.Google ScholarGoogle Scholar
  17. R. K. Brayton et al. "BLIF--MV: An Interchange Format for Design Verification and Synthesis," Tech. Rep. UCB/ERL M91/97, Electronics Research Lab, Univ. of California, Berkeley, CA 94720, Nov. 1991.Google ScholarGoogle Scholar
  18. Cadence Design Systems, Inc., 555 River Oaks Parkway, San Jose, CA 95134, USA, Envisia Silicon Ensemble Place--and--route Reference, Nov 1999.Google ScholarGoogle Scholar
  19. P. McGeer, A. Saldanha, R. Brayton, and A. Sangiovanni--Vincentelli, Logic Synthesis and Optimization, ch. Delay Models and Exact Timing Analysis, pp. 167--189. Kluwer Academic Publishers, 1993.Google ScholarGoogle Scholar
  20. K. Gulati, N. Jayakumar, and S. P. Khatri, "A probabilistic method to determine the minimum leakage vector for combinational designs," in ISCAS, 2006.Google ScholarGoogle Scholar
  21. Y. Cao, T. Sato, D. Sylvester, M. Orshansky, and C. Hu, "New paradigm of predictive MOSFET and interconnect modeling for early circuit design," in Proc. of IEEE Custom Integrated Circuit Conference, pp. 201--204, Jun 2000. http://www-device.eecs.berkeley.edu/ptm.Google ScholarGoogle Scholar

Index Terms

  1. A lithography-friendly structured ASIC design approach

    Recommendations

    Comments

    Login options

    Check if you have access through your login credentials or your institution to get full access on this article.

    Sign in
    • Published in

      cover image ACM Conferences
      GLSVLSI '08: Proceedings of the 18th ACM Great Lakes symposium on VLSI
      May 2008
      480 pages
      ISBN:9781595939999
      DOI:10.1145/1366110

      Copyright © 2008 ACM

      Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      • Published: 4 May 2008

      Permissions

      Request permissions about this article.

      Request Permissions

      Check for updates

      Qualifiers

      • research-article

      Acceptance Rates

      Overall Acceptance Rate312of1,156submissions,27%

      Upcoming Conference

      GLSVLSI '24
      Great Lakes Symposium on VLSI 2024
      June 12 - 14, 2024
      Clearwater , FL , USA

    PDF Format

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader