David A. Poplawski
ABSTRACT
JLS is a GUI-based digital logic simulation tool specifically designed for use in a wide range of digital logic and computer organization courses. It is comparable in features and functionality to commercial products, but includes many student and instructor-friendly aspects not found in those products such as state-machine and truth table editors, extensive error checking, and multiple simulation result views. Students quickly become proficient in its use, enabling them to concentrate on circuit design and debugging issues. The circuit drawing interface is convenient enough to allow instructors to use it for classroom presentations, and circuits can be modified and tested so quickly that it promotes exploring alternatives not prepared for in advance.
Index Terms
- JLS: a pedagogically targeted logic design and simulation tool
Recommendations
JLS: a pedagogically targeted logic design and simulation tool
ITiCSE '08JLS is a GUI-based digital logic simulation tool specifically designed for use in a wide range of digital logic and computer organization courses. It is comparable in features and functionality to commercial products, but includes many student and ...
Improving student performance using automated testing of simulated digital logic circuits
ITiCSE '08JLSCircuitTester helps automate the testing and grading of circuits built using digital logic simulators. With many simulators, the testing and grading of circuits is tedious and time consuming enough that students do not test their circuits thoroughly. ...
Improving student performance using automated testing of simulated digital logic circuits
ITiCSE '08: Proceedings of the 13th annual conference on Innovation and technology in computer science educationJLSCircuitTester helps automate the testing and grading of circuits built using digital logic simulators. With many simulators, the testing and grading of circuits is tedious and time consuming enough that students do not test their circuits thoroughly. ...
Comments