Liu Ling
ABSTRACT
Growing demand for energy-efficient, high-performance systems has resulted in the growth of innovative heterogeneous computing system architectures that use FPGAs. FPGA-based architectures enable designers to implement custom instruction streams executing on potentially thousands of compute elements. Traditionally, FPGAs have been used as compute elements on PCI devices; however, this does not allow the FPGAs to be co-processors. This paper describes a high-performance system architecture that is based on the Intel® Xeon® platform in which one or more FPGAs, acting as application accelerators, replace one or more processors in a dual/multi-processor (DP/MP) platform. The FPGA is thus connected directly to the Front Side Bus (FSB) and enjoys the same privileges as a processor, i.e., full participation in the coherency protocol, unrestricted access to system memory and to other processors via the high bandwidth, and low latency connection to the FSB. In addition, we also describe a software layer called the "Accelerator Abstraction Layer (AAL)", which provides a uniform, hardware- and/or platform-independent application interface. Applications written on AAL can be ported to multiple platforms that have different types of accelerators and the application does not have to be modified. In addition, the AAL also enables the developer/user to reprogram the FPGA on the fly (analogous to an operating system context switch) thereby utilizing the programmable nature of the FPGA. The resulting hardware/software stack creates a flexible and powerful platform for accelerator innovation and deployment.
- Stephen Shankland. "Google spotlight data center inner work."At http://news.cnet.com/8301-10784_3-9955184-7.html, 2008.Google Scholar
- Gokhale, M., Rickett, C., Tripp, J., Hsu, C., and Scrofano, R. "Promises and pitfalls of reconfigurable supercomputing." In Proceedings of the 2006 Conference on the Engineering of Reconfigurable Systems and Algorithms, pp. 11--20.Google Scholar
- Yu Zhihong, et al. "L3NIC: An in-system FPGA prototype for coherent NIC device on FSB." 35th International Symposium on Computer Architecture, 2008.Google Scholar
- G.L. Zhang, et al. "Reconfigurable acceleration for Monte Carlo-based Financial Simulation." In Proceedings of the 2005 IEEE International Conference on Field-Programmable Technology, December, pp. 215--222.Google Scholar
Index Terms
- High-performance, energy-efficient platforms using in-socket FPGA accelerators
Recommendations
Implementing high-performance, low-power FPGA-based optical flow accelerators in C
ASAP '13: Proceedings of the 2013 IEEE 24th International Conference on Application-specific Systems, Architectures and Processors (ASAP)Recent developments in High-Level Synthesis (HLS) for FPGAs are making it possible to “run” C code on FPGAs thereby making modern programming environments available to FPGA developers. In this paper, C code for a complex optical-flow algorithm is ...
A High-Performance, Pipelined, FPGA-Based Genetic Algorithm Machine
Accelerating a genetic algorithm (GA) by implementing it in a reconfigurable field programmable gate array (FPGA) is described. The implemented GA features: random parent selection, which conserves selection circuitry; a steady-state memory model, which ...
Efficient FPGA hardware development: A multi-language approach
This paper presents a multi-language framework to FPGA hardware development which aims to satisfy the dual requirement of high-level hardware design and efficient hardware implementation. The central idea of this framework is the integration of ...
Comments