JaeHwan Kim
ABSTRACT
The present study proposes subtask scheduling for lowering average power and preventing peak power violation in multi-core structure. The proposed algorithm is composed of the partitioning step that divides a task into subtasks using the moving average of power consumption and defines patterns through curve fitting, and the scheduling step that allocates the subtasks to cores and applies dynamic voltage and frequency scaling (DVFS). According to the results of experiment, the algorithm decreased the frequency of peak power by up to around 73% and average power consumption by up to around 18% compared to existing algorithms.
- Byungyu Ahn, SungHwan Park, and Jongwha Chong, "Subtask Priority Scheduling for Multiprocessor under Peak Power Constraint," The 21st Workshop on Circuits and Systems in K aruizawa, April 2008.Google Scholar
- Xizhou Feng, "Power and Energy Profiling of Scientific Applications on Distributed Systems," Proc. of Parallel and Dist ributed Processing Symposium, 2005. 19th IEEE, pp.34--44, April 2005. Google ScholarDigital Library
- Rodney M. LaFollette, "Design and Performance of High Specific Power, Pulsed Discharge, Bipolar Lead Acid Batteries, "10th Annual Battery Conference on Applications and Advances, Long Beach, pp. 43--47, January 1995.Google Scholar
- Dennis G. Zill, Michael R. Cullen, "FUNDAMENTALS of EXECTRIC ANALYSIS," Jone WILEY, 2001.Google Scholar
- Matthew R. Guthaus, "MiBench: A free, commercially representative embedded benchmark suite," 2001 IEEE International Workshop on Workload Characterization, pp.3--14, Dec 2001. Google ScholarDigital Library
- Chung-Hsing Hsu, U. Kremer, and M. Hsiao, "Compiler-Directed Dynamic Voltage/Frequency Scheduling for Energy Reduction in Microprocessors," Low Power Electronics and Design, International Symposium on, 2001. Pages 275--278, August 2001. Google ScholarDigital Library
- Gary Chartrand, and Ortrud R. Oellermann, "Applied and Algorithmic Graph Theory," Mcgraw-Hill College, July 1, 1992Google Scholar
Recommendations
Estimation of Low Power Multi-Supply Voltage Level Shifter
ICTCS '14: Proceedings of the 2014 International Conference on Information and Communication Technology for Competitive StrategiesThis paper presented, an overview of performance analysis and comparisons between power reduction techniques. Power Gating and MTCMOS assuming static and dynamic power consumption of a low low power voltage level shifter has presented here. Cutting back ...
Impact of compiler optimizations on voltage droops and reliability of an SMT, multi-core processor
SRAS '12: Proceedings of the First International Workshop on Secure and Resilient Architectures and SystemsIn ultra-low power era, one of the most effective ways of reducing power consumption is to lower supply voltage level. When programs execute on processors, voltage fluctuations can occur due to sudden changes in current draw between successive ...
Variable voltage task scheduling algorithms for minimizing energy/power
In this paper, we propose variable voltage task scheduling algorithms that minimize energy or minimize peak power for the case when the task arrival times, deadline times, execution times, periods, and switching activities are given. We consider ...
Comments