Keisuke Inoue
ABSTRACT
The setup and hold timing constraints are two types of timing constraints, which should be kept by each operation, and they may be violated by the timing variation of control signals. In this paper, we show that we can solve such potential timing violations in high-level synthesis without degrading speed performance, but by devising register assignment and clocking scheme. That is, we will combine Backward-Data-Direction (BDD) clocking, Forward-Data-Direction (FDD) clocking, and Structural Robustness against delay Variation (SRV)-based register assignment to solve potential timing violations. First, we formulate the problem as a minimum register assignment problem for datapaths which has a proper ordered clocking. After that, we propose an integer linear programming (ILP) formulation and show the experimental results for some benchmark circuits.
- M. Murakawa, E. Takahashi, T. Susa, and T. Higuchi, "Post-fabrication clock timing adjustment for digital LSIs with generic algorithms ensuring timing margins," Report of MIRAI Project, 2004.Google Scholar
- Y. Hashizume, Y. Takashima, and Y. Nakamura, "Post-silicon clock-timing tuning based on statistical estimation," IEICE Trans. on Fundamentals of Electronics, Google ScholarDigital Library
- Communications and Computer Sciences, vol. E91-A, no. 9, pp. 2322--2327, September 2008.Google Scholar
- J. Jung and T. Kim, "Timing variation-aware high-level synthesis," Proc. International Conference on Computer-Aided Design (ICCAD), pp. 424--428, November 2007. Google ScholarDigital Library
- S. Ghosh, S. Bhunia, and K. Roy, "CRISTA: a new paradigm for low-power, variation-tolerant, and adaptive circuit synthesis using critical path isolation," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 26, issue 11, pp. 1947--1956, November 2007. Google ScholarDigital Library
- N H. E. Weste and K. Eshraghian, Principles of CMOS VLSI Design - System Perspective, Second Edition, Addison-Wesley Publishing Company, 1994. Google ScholarDigital Library
- K. Inoue, M. Kaneko, and T. Iwagaki, "Safe clocking register assignment in datapath synthesis," Proc. International Conference on Computer Design (ICCD), pp. 120--127, October 2008.Google Scholar
- K. Inoue, M. Kaneko, and T. Iwagaki, "Structural robustness of datapaths against delay-variation," Proc. Workshop on Synthesis And System Integration of Mixed Information technologies (SASIMI), pp. 272--279, October 2007.Google Scholar
- K. Inoue, M. Kaneko, and T. Iwagaki, "Novel register sharing in datapath for structural robustness against delay variation," IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences, vol. E91-A, no. 4, pp. 1044--1053, April 2008. Google ScholarDigital Library
- M. R. Garey, D. S. Johnson, G. L. Miller, and C. H. Papadimitriou, "The complexity of coloring circular arcs and chords," SIAM Journal on Algebraic Discrete Methods, vol. 1, no. 2, pp. 216--227, 1980.Google ScholarDigital Library
- F. J. Kurdahi and A. C. Parker, "REAL: a program for register allocation," Proc. Design Automation Conference (DAC), pp. 210--215, June 1987. Google ScholarDigital Library
- ILOG, CPLEX, http://www.ilog.comGoogle Scholar
Index Terms
- Safe clocking for the setup and hold timing constraints in datapath synthesis
Recommendations
A novel resource sharing model and high-level synthesis for delay variability-tolerant datapaths
GLSVLSI '10: Proceedings of the 20th symposium on Great lakes symposium on VLSIConsidering the timing uncertainty/variation of control signals and a clock signal to components, this paper proposes a novel resource sharing model which overcomes the risks of malfunctions caused by the timing problems. control timings, and proposes ...
Novel Register Sharing in Datapath for Structural Robustness against Delay Variation
As the feature size of VLSI becomes smaller, delay variations become a serious problem in VLSI. In this paper, we propose a novel class of robustness for a datapath against delay variations, which is named structural robustness against delay variation (...
Exploiting Setup–Hold-Time Interdependence in Static Timing Analysis
A methodology is proposed to exploit the interdependence between setup- and hold-time constraints in static timing analysis (STA). The methodology consists of two phases. The first phase includes the interdependent characterization of sequential cells, ...
Comments