Vikas Kaushal
ABSTRACT
In this paper, the Ballistic Deflection Transistor (BDT) is reviewed for variations in performance of the device including leakage with respect to geometry modifications. Monte Carlo and Silvaco modeling tools are used to study current leakage mechanism in BDT. Low power selection criteria and theory behind position of deflector in the device are examined. Since ballistic conduction is not dissipative, power loss should be low. Leakage can be reduced by placing deflector at about 25% of its own length lower than the exact centre of the device. Current leakages that occurred during device operation are compared with each other and with the output current. It is observed that magnitude of leakage current is distinct at different ports of the device. For a specific set of parameters, leakage is comparable to the output which essentially motivates to choose optimum device architecture.
- W. Haensch, E. J. Nowak, R. H. Dennard, P. M. Solomon, A. Bryant, O. H. Dokumaci, A. Kumar, X. Wang, J. B. Johnson, M. V. Fischetti, "Silicon CMOS devices beyond IBM Journal of Research and Development, Vol 50, Issue 4/5 (July 2006) Pages: 339 -- 361 Google Scholar
Digital Library
- L. Worschech, H. Q. Xu, A. Forchel, and L. Samuelson, Bias-voltageinduced asymmetry in nanoelectronic Y-branches," Appl Phys. Lett., vol. 79, pp. 3287--3289, 2001.Google ScholarCross Ref
- A. M. Song, A. Lorke, A. Kriele, J. P. Kothaus, W. Wegscheider, and M. Bichler, "Nonlinear electron transport in an asymmetric microjunction: a ballistic rectifier, Phys. Rev. Lett., vol. 80, pp. 3831--3834, 1998.Google ScholarCross Ref
- V. Kaushal, Q. Diduck, M. Margala, Performance optimization of room temperature deflection transistors through modified geometry, 1st Microsystems and Nanoelectronics Research Conference, pp.145--148, 2008.Google Scholar
- Q. Diduck, M.Margala, M.J. Feldman, "A Terahertz transistor based on geometrical deflection of ballistic current," Microwave Symposium Digest, IEEE MTT-S International, pp. 345--347, 2006.Google Scholar
- D. Huo, Q. Yu, P. Ampadu, "A Ballistic Nanoelectronic device Simulator, IEEE International Symposium on Nanoscale Architecture (NANOARCH), pp. 38--45, 2007. Google ScholarDigital Library
Index Terms
- Study of leakage current mechanisms in ballistic deflection transistors
Recommendations
Topology impact on the room temperature performance of THz-range ballistic deflection transistors
GLSVLSI '10: Proceedings of the 20th symposium on Great lakes symposium on VLSIIn this paper, the Ballistic Deflection Transistor (BDT) is reviewed for variations in performance of the device with respect to geometry modifications like change in gate length, side branch angle and permittivity. Experimental study is done for ...
nand Gate Design for Ballistic Deflection Transistors
This paper presents a nand gate designed using ballistic deflection transistors (BDTs). Room temperature BDT measurements are captured in an empirical device model to simulate multi-BDT logic design. Measurements from a fabricated BDT nand gate validate ...
Nonequilibrium and ballistic transport, and backscattering in decanano HEMTs: a Monte Carlo simulation study
Special issue: 3rd IMACS seminar on Monte Carlo methods - MCM 2001High electron mobility transistors (HEMTs) based on III-V semiconductor materials have been investigated as these devices are scaled down to gate lengths of 120, 90, 70, 50 and 30nm. A standard Monte Carlo (MC) method coupled with the solution of ...
Comments