skip to main content
10.1145/1542275.1542342acmconferencesArticle/Chapter ViewAbstractPublication PagesicsConference Proceedingsconference-collections
research-article

Rate-based QoS techniques for cache/memory in CMP platforms

Published:08 June 2009Publication History

ABSTRACT

As we embrace the era of chip multi-processors (CMP), we are faced with two major architectural challenges: (i) QoS or performance management of disparate applications running on CPU cores contending for shared cache/memory resources and (ii) global/local power management techniques to stay within the overall platform constraints. The problem is exacerbated as the number of cores sharing the resources in a chip increase. In the past, researchers have proposed independent solutions for these two problems. In this paper, we show that rate-based techniques that are employed to address power management can be adapted to address cache/memory QoS issues. The basic approach is to throttle down the processing rate of a core if it is running a low-priority task and its execution is interfering with the performance of a high priority task due to platform resource contention (i.e. cache or memory contention). We evaluate two rate throttling mechanisms (clock modulation, and frequency scaling) for effectively managing the interference between applications running in a CMP platform and delivering QoS/performance management. We show that clock modulation is much more applicable to cache/memory QoS than frequency scaling and that resource monitoring along with rate control provides effective power-performance management in CMP platforms.

References

  1. ACPI Specification at http://www.acpi/info/spec.htmGoogle ScholarGoogle Scholar
  2. P. Apparao, et al, "Characterization and Analysis of a Server Consolidation Benchmark" to appear in 2008 International Conference on Virtual Execution Environments (VEE 2008) Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. W. Bircher, and L. John, "Analysis of dynamic power management on multi-core processors," In Proceedings of the 22nd Annual international Conference on Supercomputing (ICS'08), 2008. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. J. Chang, and G. Sohi, "Cooperative cache partitioning for chip multiprocessors," In Proceedings of the 21st Annual international Conference on Supercomputing (ICS), 2007. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. D. Chandra, et al, "Predicting inter-thread cache contention on a chip multiprocessor architecture", 11th Int'l Symp. on High Performance Computer Architecture (HPCA), Feb, 2005 Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. F. Guo, Y Solihin, L Zhao, R Iyer. "A Framework for Providing Quality of Service in Chip Multi-Processors". IEEE Micro 2007. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. Intel Corporation. "Intel Dual-Core Processors," http://www.intel.com/technology/computing/dual-core/Google ScholarGoogle Scholar
  8. C. Isci, et al., "Live, Runtime Phase Monitoring and Prediction on Real Systems with Application to Dynamic Power Management," MICRO-39, Dec 2006 Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. C. Isci, et al, "An Analysis of Multi-Core Global Power Management Policies," MICRO-39, Dec 2006Google ScholarGoogle Scholar
  10. R. Iyer, "CQoS: A Framework for Enabling QoS in Shared Caches of CMP Platforms," 18th Annual Int'l Conference on Supercomputing (ICS'04), July 2004. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. R. Iyer, et al, "Datacenter-on-chip Architectures: Tera-scale Challenges and Opportunities" Intel Technology Journal, 2007Google ScholarGoogle Scholar
  12. R. Iyer et al, "QoS Policies and Architecture for Cache/Memory in CMP Platforms," ACM SIGMETRICS 2007 Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. H. Kannan, F. Guo, L. Zhao, R. Illikkal, R. Iyer, et al., "From Chaos to QoS: Case Studies in CMP Resource Management," 2nd Workshop on Design, Architecture and Simulation of CMP Platforms (dasCMP/Micro), Dec 2006Google ScholarGoogle Scholar
  14. S. Kim, D. Chandra, and Y. Solihin, "Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture", 13th International Conference on Parallel Architectures and Complication Technique (PACT), Sep-Oct 2004 Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. P. Kongetira, K. Aingaran, K. Olukotun, "Niagara: A 32-Way Multithreaded Processor," IEEE Micro. 2005 Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. K. Lee, T. Lin and C. Jen. An Efficient Quality-Aware Memory Controller for Multimedia Platform SoC. IEEE Trans. On Circuits and Systems for Video Technology, May 2005 Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. Charles Lefurgy, Xiaorui Wang, and Malcolm Ware, "Server-level Power Control ", 4th IEEE Conference on Autonomic Computing (ICAC'07), 2007 Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. S. Manne, A. Klauser, and D. Grunwald, "Pipeline Gating: Speculation Control for Energy Reduction," 25th International Symposium on Computer Architecture, June 1998. Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. J. Matthews, et al., "Quantifying the Performance Isolation Properties of Virtualization Systems, VMware and Solaris Containers," Workshop on Experimental Computer Science, 2007 Google ScholarGoogle ScholarDigital LibraryDigital Library
  20. O. Mutlu and T. Moscibroda, "Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors," Proceedings of the 40th International Symposium on Microarchitecture (MICRO), December 2007. Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. G. Neiger et al, "Intel Virtualization Technology: Hardware Support for Efficient Processor Virtualization," Intel Technology Journal, August 2006.Google ScholarGoogle Scholar
  22. K. J. Nesbit, et al, "Fair Queuing Memory Systems", MICRO 2006 Google ScholarGoogle ScholarDigital LibraryDigital Library
  23. K. J. Nesbit et al, "Virtual Private Caches", ISCA 2007 Google ScholarGoogle ScholarDigital LibraryDigital Library
  24. Pointers to all SPEC CPU2000 material and results http://www.spec.org/cpu/Google ScholarGoogle Scholar
  25. Patsy K. Popa "X3 Managing Server Energy Consumption Using IBM PowerExecutive" http://www-07.ibm.com/systems/includes/content/x/about/pdf/XSW02410USEN.pdfGoogle ScholarGoogle Scholar
  26. Power and Thermal Management in the Intel® Core™ Duo Processor. Intel Technology Journal, 2006Google ScholarGoogle Scholar
  27. M. K. Qureshi and Yale N. Patt, "Utility-Based Cache Partitioning: Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches", MICRO 2006 Google ScholarGoogle ScholarDigital LibraryDigital Library
  28. N. Rafique, et al, "Architecture Support for OS-Driven CMP Cache Management", 15th Int'l Conf. on Parallel Architectures and Compilation Techniques, Sept 2006. Google ScholarGoogle ScholarDigital LibraryDigital Library
  29. P. Ranganathan, P. Leech, et al. Ensemble-level power management for dense blade servers. In ISCA, 2006 Google ScholarGoogle ScholarDigital LibraryDigital Library
  30. L. Sha, R. Rajkumar and J. P. Lehoczky. Priority Inheritance Protocols: An Approach to Real-Time Synchronization. IEEE Transactions on Computers, Sept 1990. Google ScholarGoogle ScholarDigital LibraryDigital Library
  31. J. Sharkey et al, "Evaluating design tradeoffs in on-chip power management for CMPs" ISLPED 2007 Google ScholarGoogle ScholarDigital LibraryDigital Library
  32. H. Tsao, "IBM @eServer p5 570 Server Consolidation Using POWER5", White Paper, IBM CorporationGoogle ScholarGoogle Scholar
  33. L. Zhao et al, "CacheScouts: Fine-Grain Monitoring of Shared Caches in CMP Platforms", 16th Int'l Conference on Parallel Architectures and Compilation Techniques (PACT), 2007 Google ScholarGoogle ScholarDigital LibraryDigital Library
  34. H. Zhang. Service Disciplines for Guaranteed Performance Service in Packet-switching Networks. In Proc. of IEEE, Oct. 1995Google ScholarGoogle ScholarCross RefCross Ref

Index Terms

  1. Rate-based QoS techniques for cache/memory in CMP platforms

          Recommendations

          Comments

          Login options

          Check if you have access through your login credentials or your institution to get full access on this article.

          Sign in
          • Published in

            cover image ACM Conferences
            ICS '09: Proceedings of the 23rd international conference on Supercomputing
            June 2009
            544 pages
            ISBN:9781605584980
            DOI:10.1145/1542275

            Copyright © 2009 ACM

            Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

            Publisher

            Association for Computing Machinery

            New York, NY, United States

            Publication History

            • Published: 8 June 2009

            Permissions

            Request permissions about this article.

            Request Permissions

            Check for updates

            Qualifiers

            • research-article

            Acceptance Rates

            Overall Acceptance Rate584of2,055submissions,28%

          PDF Format

          View or Download as a PDF file.

          PDF

          eReader

          View online with eReader.

          eReader