Piet Engelke
Skip Abstract Section
Abstract
A high-performance resistive bridging fault simulator SUPERB (Simulator Utilizing Parallel Evaluation of Resistive Bridges) is proposed. It is based on fault sectioning in combination with parallel-pattern or parallel-fault multiple-stuck-at simulation. It outperforms a conventional interval-based resistive bridging fault simulator by three orders of magnitude while delivering identical results. Further competing tools are outperformed by several orders of magnitude. Industrial-size circuits, including a multi-million-gates design, could be simulated with runtimes within an order of magnitude of the runtimes for pattern-parallel stuck-at fault simulation.
- Aitken, R. C. 1995. Finding defects with fault models. In Proceedings of the International Test Conference, 498--505. Google Scholar
Digital Library
- Banerjee, P. and Abraham, J. A. 1985. A multivalued algebra for modeling physical failures in mos vlsi circuits. IEEE Trans. Comput.-Aid. Des. 4, 5, 312--321.Google ScholarDigital Library
- Chang, Y.-S., Gupta, S. K., and Breuer, M. A. 1999. Test generation for ground bounce in internal logic circuitry. In Proceedings of the VLSI Test Symposium, 95--104. Google ScholarDigital Library
- Chen, G., Reddy, S. M., Pomeranz, I., Rajski, J., Engelke, P., and Becker, B. 2005. An unified fault model and test generation procedure for interconnect opens and bridges. In Proceedings of the European Test Symposium, 22--27. Google ScholarDigital Library
- Cheung, H. and Gupta, S. K. 2007. Accurate modeling and fault simulation of byzantine resistive bridges. In Proceedings of the IEEE International Conference on Computer Design, 347--353.Google Scholar
- Engelke, P., Braitling, B., Polian, I., Renovell, M., and Becker, B. 2007. SUPERB: Simulator utilizing parallel evaluation of resistive bridges. In Proceedings of the Asian Test Symposium, 433--438. Google ScholarDigital Library
- Engelke, P., Polian, I., Renovell, M., and Becker, B. 2006a. Automatic test pattern generation for resistive bridging faults. J. Electron. Testing: Theory Appl. 22, 1, 61--69. Google ScholarDigital Library
- Engelke, P., Polian, I., Renovell, M., and Becker, B. 2006b. Simulating resistive bridging and stuck-at faults. IEEE Trans. Comput.-Aid. Des. 25, 10, 2181--2192. Google ScholarDigital Library
- Engelke, P., Polian, I., Schlöffel, J., and Becker, B. 2008. Resistive bridging fault simulation of industrial circuits. In Proceedings of the Conference on Design, Automation and Test in Europe, 628--633. Google ScholarDigital Library
- Favalli, M., Dalpasso, M., Olivo, P., and Riccò, B. 1993. Analysis of dynamic effects of resistive bridging faults in CMOS and BiCMOS digital ICs. In Proceedings of the International Test Conference, 865--873. Google ScholarDigital Library
- Ferguson, F. J. and Larrabee, T. 1991. Test pattern generation for realistic bridge fault in CMOS ICs. In Proceedings of the International Test Conference, 492--499. Google ScholarDigital Library
- Ferguson, F. J. and Shen, J. 1988. Extraction and simulation of realistic CMOS faults using inductive fault analysis. In Proceedings of the International Test Conference, 475--484.Google Scholar
- Greenstein, G. S. and Patel, J. H. 1992. E-PROOFS: A CMOS bridging fault simulator. In Proceedings of the International Conference on CAD, 268--271. Google ScholarDigital Library
- Grimaila, M. R., Lee, S., Dworak, J., Butler, K. M., Stewart, B., Balachandran, H., Houchins, B., Mathur, V., Park, J., Wang, L.-C., and Mercer, M. R. 1999. REDO-random excitation and deterministic observation--first commercial experiment. In Proceedings of the VLSI Test Symposium, 268--274. Google ScholarDigital Library
- Hao, H. and McCluskey, E. J. 1991. Resistive shorts within CMOS gates. In Proceedings of the International Test Conference, 292--301. Google ScholarDigital Library
- Hawkins, C. F., Soden, J., Righter, A., and Ferguson, F. J. 1994. Defect classes: An overdue paradigm for CMOS IC testing. In Proceedings of the International Test Conference, 413--425. Google ScholarDigital Library
- Khare, J. and Maly, W. 1996. From Contamination to Defects, Faults and Yield Loss. Kluwer Academic Publisher. Google ScholarDigital Library
- Konuk, H., Ferguson, F. J., and Larrabee, T. 1995. Accurate and efficient fault simulation of realistic CMOS network breaks. In Proceedings of the ACM IEEE Design Automation Conference, 345--351. Google ScholarDigital Library
- Krsti, A., Jiang, Y. M., and Cheng, K.-T. 2001. Pattern generation for delay testing and dynamic timing analysis considering power-supply noise effects. IEEE Trans. Comput.-Aid. Des. 20, 3, 416--425. Google ScholarDigital Library
- Lee, C. and Walker, D. M. H. 2000. PROBE: A PPSFP simulator for resistive bridging faults. In Proceedings of the VLSI Test Symposium. 105--110. Google ScholarDigital Library
- Li, Z., Lu, X., Qiu, W., Shi, W., and Walker, D. M. H. 2003. A circuit-level fault model for resistive bridges. ACM Trans. Design Autom. Electron. Syst. 8, 4, 546--559. Google ScholarDigital Library
- Liao, Y. and Walker, D. M. H. 1996. Fault coverage analysis for physically-based CMOS bridging faults at different power supply voltages. In Proceedings of the International Test Conference, 767--775. Google ScholarDigital Library
- Ma, S. C., Franco, P., and McCluskey, E. J. 1995. An experimental chip to evaluate test techniques experimental results. In Proceedings of the International Test Conference, 663--672. Google ScholarDigital Library
- Maeda, T. and Kinoshita, K. 2000. Precise test generation for resistive bridging faults of CMOS combinational circuits. In Proceedings of the International Test Conference, 510--519. Google ScholarDigital Library
- Maly, W. 1987. Realistic fault modeling for VLSI testing. In Proceedings of the ACM IEEE Design Automation Conference, 173--180. Google ScholarDigital Library
- Maxwell, P. C. and Aitken, R. C. 1993. Biased voting: A method for simulating CMOS bridging faults in the presence of variable gate logic thresholds. In Proceedings of the International Test Conference, 63--72. Google ScholarDigital Library
- Mei, K. C. Y. 1974. Bridging and stuck-at faults. IEEE Trans. Comput.-Aid. Des. C-23, 7, 720--727. Google ScholarDigital Library
- Millman, S. D. and Garvey, S. J. P. 1991. An accurate bridging fault test pattern generator. In Proceedings of the International Test Conference, 411--418. Google ScholarDigital Library
- Mitra, D., Bhattacharjee, S., Sur-Kolay, S., Bhattacharya, B. B., Zachariah, S. T., and Kundu, S. 2006. Test pattern generation for power supply droop faults. In Proceedings of the VLSI Design Conference. Google ScholarDigital Library
- Nourani, M., Tehranipour, M., and Ahmed, N. 2005. Pattern generation and estimation for power-supply noise analysis. In Proceedings of the VLSI Test Symposium. 439--444. Google ScholarDigital Library
- Polian, I., Engelke, P., Renovell, M., and Becker, B. 2005a. Modeling feedback bridging faults with non-zero resistance. J. Electron. Testing: Theory Appl. 21, 1, 57--69. Google ScholarDigital Library
- Polian, I., Kundu, S., Galliere, J.-M., Engelke, P., Renovell, M., and Becker, B. 2005b. Resistive bridge fault model evolution from conventional to ultra deep submicron technologies. In Proceedings of the VLSI Test Symposium. 343--348. Google ScholarDigital Library
- Polian, I., Pomeranz, I., Reddy, S. M., and Becker, B. 2004. On the use of maximally dominating faults in n-detection test generation. IEE Proc. Comput. Digital Techn. 151, 3, 235--244.Google ScholarCross Ref
- Rearick, J. and Patel, J. H. 1993. Fast and accurate CMOS bridging fault simulation. In Proceedings of the International Test Conference, 54--62. Google ScholarDigital Library
- Reddy, S. M., Pomeranz, I., and Kajihara, S. 1997. Compact test sets for high defect coverage. IEEE Trans. Comput.-Aid. Des. 16, 923--930. Google ScholarDigital Library
- Renovell, M., Azaïs, F., and Bertrand, Y. 1999. Detection of defects using fault model-oriented test sequences. J. Electron. Testing: Theory Appl. 14, 13--22. Google ScholarDigital Library
- Renovell, M., Huc, P., and Bertrand, Y. 1994. CMOS bridge fault modeling. In Proceedings of the VLSI Test Symposium, 392--397.Google Scholar
- Renovell, M., Huc, P., and Bertrand, Y. 1995. The concept of resistance interval: A new parametric model for resistive bridging fault. In Proceedings of the VLSI Test Symposium, 184--189. Google ScholarDigital Library
- Rodríguez-Montañés, R., Bruls, E. M. J. G., and Figueras, J. 1992. Bridging defects resistance measurements in a CMOS process. In Proceedings of the International Test Conference, 892--899. Google ScholarDigital Library
- Sar-Dessai, V. and Walker, D. M. H. 1998. Accurate fault modeling and fault simulation of resistive bridges. In Proceedings of the International Symposium Defect and Fault Tolerance in VLSI Systems, 102--107. Google ScholarDigital Library
- Sar-Dessai, V. and Walker, D. M. H. 1999. Resistive bridge fault modeling, simulation and test generation. In Proceedings of the International Test Conference, 596--605. Google ScholarDigital Library
- Sengupta, S., Kundu, S., Chakravarty, S., Paravathala, P., Galivanche, R., Kosonocky, G., Rodgers, M., and Mak, T. M. 1999. Defect-based test: A key enabler for successful migration to structural test. Intel Technol. J. 1.Google Scholar
- Shinogi, T., Kanbayashi, T., Yoshikawa, T., Tsuruoka, S., and Hayashi, T. 2001. Faulty resistance sectioning technique for resistive bridging fault ATPG systems. In Proceedings of the Asian Test Symposium, 76--81. Google ScholarDigital Library
- Spica, M., Tripp, M., and Roeder, R. 2001. A new understanding of bridge defect resistances and process interactions from correlating inductive fault analysis predictions to empirical test results. In Proceedings of the IEEE International Workshop on Current and Defect-Based Testing. 11--16.Google Scholar
- Vierhaus, H., Meyer, W., and Gläser, U. 1993. CMOS bridges and resistive transistor faults: IDDQ versus delay effects. In Proceedings of the International Test Conference, 83--91. Google ScholarDigital Library
- Zachariah, S. T. and Chakravarty, S. 2000. A scalable and efficient methodology to extract two node bridges from large industrial circuits. In Proceedings of the International Test Conference, 750--759. Google ScholarDigital Library
Index Terms
- SUPERB: Simulator utilizing parallel evaluation of resistive bridges
Recommendations
PROBE: A PPSFP Simulator for Resistive Bridging Faults
VTS '00: Proceedings of the 18th IEEE VLSI Test SymposiumBridging faults in CMOS, circuits are usually modeled as a wired-OR, wired-AND, or small fixed resistance, however real bridging faults have a resistance distribution ranging from very small to quite large resistances. The parametric model has been ...
Resistive bridging fault simulation of industrial circuits
DATE '08: Proceedings of the conference on Design, automation and test in EuropeWe report the successful application of a resistive bridging fault (RBF) simulator to industrial benchmark circuits. Despite the slowdown due to the consideration of the sophisticated RBF model, the run times of the simulator were within an order of ...
Accurate Fault Modeling and Fault Simulation of Resistive Bridges
DFT '98: Proceedings of the 13th International Symposium on Defect and Fault-Tolerance in VLSI SystemsThis paper presents accurate fault models, an accurate fault simulation technique, and a new fault coverage metric for resistive bridging faults in gate level combinational circuits at nominal and reduced power supply voltages. We demonstrate that some ...
Comments