Sanghyuk Jung
ABSTRACT
The use of NAND flash memory for building permanent storage has been increasing in many embedded systems due to properties such as non-volatility and low energy consumption. The persistent requirements for high storage capacity have given rise to the increase of bit density per cell as in multi-level cells but this has come at the expense of performance and has resulted in degradation of durability. In this paper, we introduce a complementary approach to boost the performance and durability of MLC-based storage systems by employing a non-volatile buffer that temporarily holds the data heading to MLCs. We also propose algorithms to efficiently eliminate unnecessary write and erase operations in MLCs by performing a pre-merge in the buffer. Our experiments show that the proposed approach can increase performance by up to 4 times and durability by 4 times by adding only a small hardware cost.
- Samsung flash memory chip SLC/MLC Spec, Samsung K9F2G08UXA, Samsung K9GAG08B0M, Datasheet.Google Scholar
- J. Kim, J. Kim, S. Noh, S. Min and Y. Cho, A Space-Efficient Flash Translation Layer for CompactFlash Systems, IEEE Transactions on Consumer Electronics, Vol. 48, No. 2, May 2002. Google ScholarDigital Library
- S. Lee, D. Park, T. Chung, D. Lee, S. Park, and H. Song, A Log Buffer-Based Flash Translation Layer Using Fully-Associative Sector Translation, ACM Transactions on Embedded Computing Systems, Vol. 6, No. 3, Article 18, July 2007. Google ScholarDigital Library
- C. Park, W. Cheon, J. Kang, K. Roh, W. Cho and J. Kim, A Reconfigurable FTL (Flash Translation Layer) Architecture for NAND Flash-Based Applications, ACM Transactions on Embedded Computing Systems, Vol. 7, No. 4, Article 38, July 2008. Google ScholarDigital Library
- S. Lee, B. Moon, Design of Flash-Based DBMS: An In-Page Logging Approach, 27th ACM SIGMOD International Conference on Management of Data (SIGMOD'07), June 11--14, 2007. Google ScholarDigital Library
- A. Gupta, Y. Kim, B. Urgaonkar, DFTL: A Flash Translation Layer Employing Demand-based Selective Caching of Page-level Address Mappings, 14th Architectural Support for Programming Language and OS (ASPLOS'09), March 7--11, 2009. Google ScholarDigital Library
- J. Kim, S. Jung, Y. Song, Cost and Performance Analysis of NAND Mapping Algorithms in a Shared-bus Multi-chip Configuration, 3rd International Workshop on Software Support for Portable Storage (IWSSPS'08), October 23, 2008.Google Scholar
- L. Chang, Hybrid Solid-State Disks: Combining Heterogeneous NAND Flash in Large SSDs, Asia and South Pacific Design Automation Conference (ASPDAC'08), January 21--24, 2008. Google ScholarDigital Library
- N. Duann, SLC&MLC Hybrid, Flash Memory Summit 2008, August 12--14, 2008.Google Scholar
- R. Fisher, Optimizing NAND Flash Performance, Flash Memory Summit 2008, August 12--14, 2008.Google Scholar
- K. Yim, A Novel Memory hierarchy for Flash Memory Based Storage System, Journal of Semiconductor Technology and Science, Vol. 5, No. 4, December 2005.Google Scholar
- ATTO Windows Disk Benchmark 2.02, http://www.attotech.comGoogle Scholar
- Sandra File System Benchmark, http://www.sisoftware.co.ukGoogle Scholar
- Disk Monitor for Windows v2.01, http://technet.microsoft.com/en-us/sysinternals/bb896646.aspxGoogle Scholar
Index Terms
- Hierarchical architecture of flash-based storage systems for high performance and durability
Recommendations
Performance Trade-Offs in Using NVRAM Write Buffer for Flash Memory-Based Storage Devices
While NAND flash memory is used in a variety of end-user devices, it has a few disadvantages, such as asymmetric speed of read and write operations, inability to in-place updates, among others. To overcome these problems, various flash-aware strategies ...
Storage architecture and software support for SLC/MLC combined flash memory
SAC '09: Proceedings of the 2009 ACM symposium on Applied ComputingWe propose a novel flash memory management software for SLC/MLC combined flash memories which are recently introduced to provide flexible and cost-efficient embedded storage systems. To provide a fast and large capacity of flash memory, the proposed ...
A Group-Based Hybrid Wear-Leveling Algorithm for Flash Memory Storage Systems
ICDMA '12: Proceedings of the 2012 Third International Conference on Digital Manufacturing & AutomationWear-leveling algorithm is required in most flash memory controllers to prolong the lifetime of flash memory by distributing the erase operations evenly across the whole flash memory. This paper proposes a group based wear-leveling algorithm which can ...
Comments