Vladimir Zolotov
ABSTRACT
Process variation is recognized as a major source of parametric yield loss, which occurs because a fraction of manufactured chips do not satisfy timing or power constraints. On the other hand, both chip performance and chip leakage power depend on supply voltage. This dependence can be used for converting the fraction of too slow or too leaky chips into good ones by adjusting their supply voltage. This technique is called voltage binning [4]. All the manufactured chips are divided into groups (bins) and each group is assigned its individual supply voltage. This paper proposes a statistical technique of yield computation for different voltage binning schemes using results of statistical timing and variational power analysis. The paper formulates and solves the problem of computing optimal supply voltages for a given binning scheme.
- R. Chen, L. Zhang, V. Zolotov, C. Visweswariah, and J. Xiong. Static timing: back to our roots. ASP-DAC, pages 310--315, 2008. Google Scholar
Digital Library
- T. Chen and S. Naffziger. Comparison of adaptive body bias and adaptive supply voltage for improving delay and leakage under the presence of process variation. IEEE Trans. on VLSI. Vol. 11, No 5, pages 888--899, October 2003. Google ScholarDigital Library
- A. Datta, S. Bhunia, J. H. Choi, S. Mukhopadhyay, and K. Roy. Profit aware circuit design under process variations considering speed binning. IEEE Trans. on VLSI. Vol. 16, No 7, pages 806--815, July 2008. Google ScholarDigital Library
- M. W. Kuemerle, S. K. Lichtensteiger, D. W. Douglas, and I. L. Wemple. Integrated circuit design closure method for selective voltage binning. U. S. Patent 7,475,366, January 2009.Google Scholar
- C. Neau and K. Roy. Optimal body bias selection for leakage improvement and process compensation over different technology generations. ISLPD, pages 116--121, August 2003. Google ScholarDigital Library
- W. H. Press, S. A. Teukolsky, W. V. Vetterling, and B. P. Flannery. Numerical Recipes in C. Cambridge University Press, 1999.Google Scholar
- R. R. Rao, D. Blaauw, D. Sylvester, and A. Devgan. Modeling and analysis of parametric yield under power and performance constraints. IEEE Design & Test of Computers, pages 376--385, July 2005. Google ScholarDigital Library
- R. R. Rao, A. Devgan, D. Blaauw, and D. Sylvester. Analytical yield prediction considering leakage/performance correlation. IEEE Transactions on CAD, pages 1685--1695, September 2006. Google ScholarDigital Library
- A. Srivastava, K. Chopra, S. Shah, D. Sylvester, and D. Blaauw. A novel approach to peform gate-level yield analysis and optimization considering correlated variations in power and performance. IEEE Trans. on CAD. Vol. 27, No 2, pages 272--285, February 2008. Google ScholarDigital Library
- J. W. Tschanz, S. Narendra, R. Nair, and V. De. Effectiveness of adaptive supply voltage and body bias for reducing impact of parameter variations in low power and high performance microprocessors. IEEE Journal of Solid State Circuits. Vol. 38, No. 5, pages 826--829, May 2003.Google ScholarCross Ref
- C. Visweswariah, K. Ravindran, K. Kalafala, S. G. Walker, and S. Narayan. First-order incremental block-based statistical timing analysis. DAC, pages 331--336, June 2004. San Diego, CA. Google ScholarDigital Library
Index Terms
- Voltage binning under process variation
Recommendations
Analytical yield prediction considering leakage/performance correlation
In addition to traditional constraints on frequency, leakage current has emerged as a stringent constraint in modern processor designs. Since leakage current exhibits a strong inverse correlation with circuit delay, effective parametric yield prediction ...
Parameter variation aware hybrid TFET-CMOS based power gating technique with a temperature variation tolerant sleep mode
In this work, we discuss the origin and temperature dependence of various mechanisms behind the flow of leakage current in two topologies of TFET - basic TFET and pocket doped TFET. It is shown that the leakage current of pocket doped TFET shows ...
Process-variation- and random-dopants-induced threshold voltage fluctuations in nanoscale planar MOSFET and bulk FinFET devices
Impact of the intrinsic fluctuations on device characteristics, such as the threshold voltage (V"t"h) fluctuation is crucial in determining the behavior of nanoscale semiconductor devices. In this paper, the dependency of process-variation and random-...
Comments