ABSTRACT
As the number of buses increase substantially in multi-core SoC designs, the bus planning problem has become the dominant factor in determining the performance and power consumption of SoC designs. To cope with the bus planning problem, it is desirable to consider this issue in early floorplanning stage. Recently, bus-driven floorplanning problem has attracted much attention in the literature. However, current algorithms adopt an over-simplified formulation ignoring the position and orientation of the bus pins may deteriorate the chip performance. In this paper, we propose the bus-driven floorplanning algorithm that fully considers the impacts of bus pins. By fully utilizing the position and orientation of bus pins, bus bendings are not restricted to occur at the modules on the bus that have more flexibilities in bus routing. With more flexibilities in the shapes of buses, the size of the solution space is increased and a better bus-driven floorplanning solution can be obtained. Compared with the state-of-the-art bus-driven floorplanner [5], the experimental results show that our algorithm performs better in runtime by 3.5x, success rate by 1.2x, wirelength by 1.8x, and reduced the deadspace by 1.2x.
- F. Rafiq, M. Chrzanowska-Jeske, H. H. Yang and N. Sherwani, "Integrated Floorplanning with Buffer/Channel Insertion for Bus-Based Microprocessor Designs," Proc. of ISPD, pp. 56--61, 2002. Google ScholarDigital Library
- H. Xiang, X. Tang, Martin D. F. Wong, "Bus-driven floorplanning," Proc. of ICCAD, pp. 66--73, 2003. Google ScholarDigital Library
- T. Chen, Y. Chang, "Modern floorplanning based on fast simulated annealing," Proc. of ISPD, pp. 104--112, 2005. Google ScholarDigital Library
- J. H. Law, E. F. Y. Young, "Multi-bend bus-driven floorplanning," Proc. of ISPD, pp.113--120, 2005. Google ScholarDigital Library
- T. Ma, E. F. Y. Young, "TCG-based multi-bend bus-driven floorplanning," Proc. of ASPDAC, pp. 192--197, 2008. Google ScholarDigital Library
- F. Mo and R. K. Brayton, "Semi-detailed bus routing with variation reduction," Proc. of ISPD, pp. 143--150, 2007. Google ScholarDigital Library
- F. Mo and R. K. Brayton, "A Simultaneous Bus Orientation and Bused Pin Flipping Algorithm," Proc. of ICCAD, pp. 386--389, 2007. Google ScholarDigital Library
- H. Murata, K. Fujiyoshi, S. Nakatake, Y. Kajitani, "Rectangle-packing-based module placement," Proc. of ICCAD, pp. 472--479, 1995. Google ScholarDigital Library
- T. H. Cormen, C. E. Leiserson, R. L. Rivest and C. Stein, "Introduction to Algorithms," 2nd ed., MIT Press and McGraw-Hill Book Co., 2001. Google ScholarDigital Library
Index Terms
Bus-pin-aware bus-driven floorplanning
Recommendations
Bus-driven floorplanning with bus pin assignment and deviation minimization
As the number of buses increase substantially in multi-core SoC designs, the bus planning problem has become the dominant factor in determining the performance and power consumption of SoC designs. To cope with the bus planning problem, it is desirable ...
Multi-bend bus-driven floorplanning considering fixed-outline constraints
The rapid rate of technological advances makes it necessary for very large scale integration (VLSI) floorplanning to consider not only interconnect constraints, but also fixed-outline constraints. In this paper, we propose a new approach to address the ...
Thermal-aware bus-driven floorplanning
ISLPED '11: Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and designAs the number of buses in multi-core SoC designs increase, bus planning problems become a dominant factor in determining the chip performance. To cope with these issues, it is desirable to consider them in the early floorplanning stage. Recently, many ...
Comments