Yong Zhang
ABSTRACT
Shrinking access cycle times and the employment of dynamic read/write assist circuits have made the use of standard static noise margins increasingly problematic for scaled SRAM designs. Recently proposed dynamic noise margins precisely characterize dynamic stability using the concept of stability boundaries, or separatrices, and provide elegant separatrix tracing algorithm. However, the present separatrix characterization method is only efficient in the two-dimensional state space and hence not practically applicable to fully extracted SRAM designs with additional parasitics. We present a rigorous system-theoretical approach for computing the tangent approximation to the separatrix in the high-dimensional space. Using this as a basis, we develop fast method based on tangent approximation and exact iterative-refinement method for analyzing SRAM dynamic stability. The proposed algorithms have been implemented as a SPICE-like CAD tool and are broadly applicable to efficient computation of dynamic noise margins.
- K. Chakraborty and P. Mazumder. Fault-Tolerance and Reliability Techniques for High-Density Random-Access Memories. Prentice Hall, 2002.Google Scholar
- International technology roadmap for semiconductors: Process integration, devices, and structures. 2007.Google Scholar
- J. Lohstroh, E. Seevinck, and J. D. Groot. Worst-case static noise margin criteria for logic circuits and their mathematical equivalence. IEEE J. of Solid-State Circuits, sc-18(6):803--806, Dec. 1983.Google Scholar
- E. Seevinck, F. J. List, and J. Lohstroh. Static-noise margin analysis of MOS SRAM cells. IEEE J. of Solid-State Circuits, sc-22(5):748--754, Oct. 1987.Google Scholar
- A. J. Bhavnagarwala, X. Tang, and J. D. Meindl. The impact of intrinsic device fluctuations on CMOS SRAM cell stability. IEEE J. of Solid-State Circuits, 36(4):658--665, Apr. 2001.Google ScholarCross Ref
- R. V. Joshi, S. Mukhopadhyay, D. W. Plass, Y. H. Chan, C. Chuang, and A. Devgan. Variability analysis for sub-100 nm PD/SOI CMOS SRAM cell. In European Solid-State Circuits Conf., Sept. 2004.Google ScholarCross Ref
- E. Grossar, M. Stucchi, K. Maex, and W. Dehaene. Read stability and write-ability analysis of SRAM cells of nanometer technologies. IEEE J. of Solid-State Circuits, 41(11):2577--2588, Nov. 2006.Google ScholarCross Ref
- S. Mukhopadhyay, H. Mahmoodi, and K. Roy. Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled cmos. IEEE Trans. CAD, 24(12):1859--1880, Dec. 2005. Google ScholarDigital Library
- K. Agarwal and S. Nassif. Statistical analysis of SRAM cell stability. In IEEE/ACM Design Automation Conf., July 2006. Google ScholarDigital Library
- R. Kanj, R. Joshi, and S. Nassif. Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events. In IEEE/ACM Design Automation Conf., July 2006. Google ScholarDigital Library
- A. Singhee and R. A. Rutenbar. Statistical blockade: A novel method for very fast Monte Carlo simulation for rare circuit events, and its application. In IEEE/ACM Design, Automation and Test in Europe Conf., Apr. 2007. Google ScholarDigital Library
- S. Srivastava and J. Roychowdhury. Rapid estimation of the probability of SRAM failure due to MOS threshold variations. In IEEE Custom Integrated Circuits Conf., Sept. 2007.Google ScholarCross Ref
- H. Pilo et al. An SRAM design in 65nm and 45nm technology nodes featuring read and write-assist circuits to expand operating voltage. In Symp. on VLSI Circuits, June 2006.Google ScholarCross Ref
- M. Khellah, Y. Ye, N. S. Kim, D. Somasekhar, G. Pandya, A. Farhang, K. Zhang, C. Webb, and V. De. Wordline & bitline pulsing schemes for improving SRAM cell stability in low-vcc 65nm CMOS designs. In Symp. on VLSI Circuits, June 2006.Google Scholar
- W. Dong, P. Li, and G. M. Huang. Sram dynamic stability: Theory, variability and analysis. In IEEE/ACM Int. Conf. on CAD, Nov. 2008. Google ScholarDigital Library
- G. M. Huang, W. Dong, Y. Ho, and P. Li. Tracing SRAM separatrix for dynamic noise margin analysis under device mismatch. In IEEE Int. Behavioral Modeling and Simulation Conf., 2007.Google ScholarCross Ref
- J. Zaborszky, G. M. Huang, B. Zheng, and T. C. Leung. On the phase portrait of a class of large nonlinear dynamic systems such as the power system. IEEE Trans. Automatic Control, pages 4--15, Jan. 1988.Google ScholarCross Ref
- W. Dong and P. Li. Final-value odes: stable numerical integration and its application to parallel circuit analysis. In IEEE/ACM Int. Conf. on Computer-Aided Design, Nov. 2009. Google ScholarDigital Library
- S. Wiggins. Introduction to Applied Nonlinear Dynamical Systems and Chaos. Springer, 2003.Google Scholar
Index Terms
- Separatrices in high-dimensional state space: system-theoretical tangent computation and application to SRAM dynamic stability analysis
Recommendations
A Fast Modular Method for True Variation-Aware Separatrix Tracing in Nanoscaled SRAMs
As memory density continues to grow in modern systems, accurate analysis of static RAM (SRAM) stability is increasingly important to ensure high yields. Traditional static noise margin metrics fail to capture the dynamic characteristics of SRAM behavior, ...
A low-leakage and high-writable SRAM cell with back-gate biasing in FinFET technology
This paper presents a novel low-leakage and high-writable 8T SRAM cell based on FinFET technology. This cell reduces leakage current and consequently leakage power by dynamically adjusting the back gate of the stacked independent-gate FinFET devices. ...
Leakage- and variability-conscious circuit designs for the 0.5-v nanoscale CMOS era
ISLPED '09: Proceedings of the 2009 ACM/IEEE international symposium on Low power electronics and designLow-voltage scaling limitations of memory-rich CMOS LSIs are one of the major problems in the nanoscale era because they cause the evermore-serious power crisis with device scaling. The problems stem from two unscalable device parameters: The first is ...
Comments