Vojin Oklobdzija
ABSTRACT
Given the fixed performance target, various parameters such as transistor sizing, supply voltage, transistor threshold and bias are the parameters determining the amount of energy required. While these parameters can be independently tuned, there is a physical limit determining the minimal amount of energy needed in order to achieve target performance. This lecture will examine various optimization parameters and inter-relationship between various transistor and circuit design parameters leading to computation with minimal energy.
Index Terms
- Computing at the ultimate low-energy limits
Recommendations
Dual- V_{th} Independent-Gate FinFETs for Low Power Logic Circuits
This paper describes the electrode work-function, oxide thickness, gate-source/drain underlap, and silicon thick ness optimization required to realize dual-Vth independent-gate FinFETs. Optimum values for these FinFET design parameters are derived using ...
Dynamic Threshold Sleep Transistor Technique for High Speed and Low Leakage in CMOS Circuits
Leakage power dissipation is a serious concern in deep nanometer devices. Low power design methodology is often adopted in VLSI circuits and systems to minimize power; however, this is achieved at the cost of performance penalty. In this paper, we first ...
Ultra-low power electronics with Si/Ge tunnel FET
DATE '14: Proceedings of the conference on Design, Automation & Test in EuropeSi/Ge Tunnel FET (TFET) with its subthermal subthreshold swing is attractive for low power analog and digital designs. Greater Ion/Ioff ratio of TFET can reduce the dynamic power in digital designs, while higher gm/IDS can lower the bias power of analog ...
Comments