F. Cicirelli
A. Furfaro
ABSTRACT
Finite and Deterministic DEVS (FD-DEVS) is a useful formalism for modelling and analysis of embedded control systems. The formalism differs from classical DEVS in that it admits both state and event sets to be finite. All of this favours verification by permitting the generation of a finite time reachability graph. In the work described in this paper, FD-DEVS concepts are exploited in the context of the RT-DEVS language. Key points of RT-DEVS are the adoption of a weak-synchronous communication model and the use of time pairs in phases for representing the time advance function. RT-DEVS models are preliminarily transformed into Uppaal timed automata for property analysis through model checking. Although verification normally rests on the assumption of maximal parallelism (i.e., each component runs on its associated processor) the proposed transformation process is able to take into account also a limited number of computing resources and a specific scheduling algorithm. The paper details the developed approach and demonstrates its application through the modelling and verification of a real-time system with timing constraints, supposed to be executed on a single processor under non-preemptive (NP) earliest deadline first (EDF) scheduling.
- Alur R. and D. L. Dill, 1998, "A theory of timed automata." Theoretical Computer Science, 126, no. 2:183--235. Google Scholar
Digital Library
- Behrmann G., A. David, K. G. Larsen, 2004. "A tutorial on Uppaal." Bernardo M, Corradini F (eds), in Formal methods for the design of real-time systems, LNCS, vol 3185. Springer, Heidelberg, pp 200--236.Google Scholar
- Cicirelli F., A. Furfaro, L. Nigro, 2008. "Actor-based simulation of PDEVS systems over HLA." In Proc. of 41st Annual Simulation Symposium (ANSS'08), pp. 229--236. Google ScholarDigital Library
- Furfaro A. and L. Nigro, 2009. "A development methodology for embedded systems based on RT-DEVS." Journal on Innovations in Systems and Software Engineering, 5 no. 2:117--127, Springer.Google ScholarCross Ref
- Halang W. A., 1992. "Load adaptive dynamic scheduling of tasks with hard deadlines useful for industrial applications." Computing, 47:199--213. Google ScholarDigital Library
- Hamuda G. and W. A. Halang, 2009. "Towards proving a real-time operating system kernel formally correct." In Proc. of 30th IFAC Workshop on Real-Time Programming and 4th International Workshop on Real-Time Software (WRTP/RTS'09), Mragowo, Poland, October 12--14, pp. 59--64.Google Scholar
- Hu X. and B. P. Zeigler, 2005. "Model continuity in the design of dynamic distributed real-time systems." IEEE Transactions on Systems, Man, and Cybernetics---Part A: Systems and Humans, 35, no. 6:867--878. Google ScholarDigital Library
- Hwang M. H., 2005. "Tutorial: Verification of real-time systems based on scheduler-preserved DEVS". In Proc. of 2005 DEVS Symposium, San Diego, CA, April 2--8, SCS.Google Scholar
- Hwang M. H. and Zeigler B. P., 2006. "A modular verification framework using finite and deterministic DEVS." In Proc. of 2006 Spring Simulation Multi-Conference: DEVS Symp., SCS, pp. 57--65.Google Scholar
- Hwang M. H. and B. P. Zeigler, 2009. "Reachability graph of finite and deterministic DEVS networks." IEEE Transactions on Automation Science and Engineering, 6, no. 3(July):468--478.Google ScholarCross Ref
- XFD-DEVS, On-line: Mittal S., B. P. Zeigler, M. H. Hwang. "W3C XML Schema for Finite Deterministic DEVS Models, DEVS Model Generation using JAXB Implementation." http://www.saurabh-mittal.com/fddevs/Google Scholar
- Song H. and T. Kim, 2005. "Application of real-time DEVS to analysis of safety-critical embedded control systems: railroad-crossing example." Simulation 81 no. 2:119--136. Google ScholarDigital Library
- Uppaal, on-line: http://www.uppaal.comGoogle Scholar
- Wellings A., 2004. Concurrent and real-time programming in Java. Wiley. Google ScholarDigital Library
- Zeigler B. P., H. Praehofer, T. Kim, 2000. Theory of modeling and simulation, 2nd edn. Academic Press, New York. Google ScholarDigital Library
Recommendations
From DEVS to RTA-DEVS
DS-RT '10: Proceedings of the 2010 IEEE/ACM 14th International Symposium on Distributed Simulation and Real Time ApplicationsRational Time-Advance DEVS (RTA-DEVS) is an extension to DEVS that enables formal verification of simulation models using standard model-checking algorithms and tools. In order to enable formal verification of DEVS models, we introduce a procedure to ...
Rational time-advance DEVS (RTA-DEVS)
SpringSim '10: Proceedings of the 2010 Spring Simulation MulticonferenceThis paper introduces a new extension to the DEVS formalism, called Rational Time-Advance DEVS. The basic idea of this new formalism is to permit modeling the behavior of systems that can be modeled by classical DEVS; however, RTA-DEVS models could be ...
Hybrid systems modeling and verification with DEVS (WIP)
DEVS 13: Proceedings of the Symposium on Theory of Modeling & Simulation - DEVS Integrative M&S SymposiumHybrid systems (where continuous and discrete phenomena interact) are found in many natural and artificial systems. An important example, real-time embedded systems usually include discrete-event controllers interacting with a continuous plant. ...
Comments