Satnam Singh
ABSTRACT
Are user specified layout constraints of significant value anymore? Certainly in the past the use of the RLOC layout constraint for Xilinx FPGAs was essential for achieving the best possible performance for many kinds of highly structured designs. However, have CAD tools evolved to the point where they can always compute layouts as good as (if not better than) humans? Or has the introduction of on-chip hard cores, which create an irregular 2D surface for layouts, made layout specification impractical? Or has the varying pitch and types of combinational logic blocks (CLBs) made it intractable to produce layout descriptions that are portable across architectures? We show that the use of layout constraints still delivers a large performance gain for Xilinx's recent Virtex-6 family of FPGAs. The performance gain is sometime large enough to accommodate a reduction of two speed grades.
- Hannah Bian, Andrew Ling, Jianwen Zhu, Alexander Choong, "Towards Scalable Placement for FPGAs", IEEE Symposium on FPGAs. 2010. Google Scholar
Digital Library
- K. E. Batcher, "Sorting networks and their applications," In AFIPS Spring Joint Computing Conference, volume 32, 1969. Google ScholarDigital Library
- Per Bjesse, Koen Claessen, Mary Sheeran, Satnam Singh, "Lava: Hardware Design in Haskell," ICFP'98. Springer-Verlag LNCS, 1998. Google ScholarDigital Library
- Saar Drimer, "The Meaning and Reproducibility of FPGA Results", Chapter 5, PhD Thesis, "Security for Volatile FPGAs." The University of Cambridge. November, 2009.Google Scholar
- Peter Henderson, "Functional Geometry", Higher Order and Symbolic Computation, 15(4), 2002. Google ScholarDigital Library
- Jason Lee and Lesley Shannon, "Predicting the Performance of Application-Specific NoCs Implemented on FPGAs", IEEE Symposium on FPGAs. 2010. Google ScholarDigital Library
- René Müller, Jens Teubner, Gustavo Alonso, "Streams on Wires: A Query Compiler for FPGAs", In Proceedings of the VLDB Endowment, Vol 2, No. 1--2, 2009. (VLDB 2009), Lyon, France. Google ScholarDigital Library
- René Müller, Jens Teubner, Gustavo Alonso, "Data Processingon FPGAs", In Proceedings of the VLDB Endowment, Vol 2, No. 1--2, 2009. (VLDB 2009), Lyon, France. Google ScholarDigital Library
- Rishiyur Nikhil, "Bluespec SystemVerilog: Efficient, correct RTL from high-level specifications," Formal Methods and Models for Co-Design (MEMOCODE), 2004.Google Scholar
- Yi Shan, Bo Wang, Jing Yan, Yu Wang, Ningyi Xu2, Huazhong Yang, "FPMR : MapReduce Framework on FPGA - a Case Study of RankBoost Acceleration", IEEE Symposium on FPGAs. 2010. Google ScholarDigital Library
- Satnam Singh, "Death of the RLOC?" IEEE Symposium on FPGAs for Custom Computing Machines (FCCM), April 2000. Google ScholarDigital Library
- Jens Teubner, René Müller, Gustavo Alonso, "FPGA Acceleration for the Frequent Item Problem", In Proceedings of the 26th Int'l Conference on Data Engineering (ICDE), Long Beach, CA, USA March 2010Google ScholarCross Ref
- Jackson H. C. Yeung, C. C. Tsang, K. H. Tsoi, Bill S. H. Kwan, Chris C. C. Cheung, Anthony P. C. Chan and Philip H. W. Leong, "Map-reduce as a Programming Model for Custom Computing Machins", IEEE Symposium on FPGAs for Custom Computing Machines (FCCM), April 2008. Google ScholarDigital Library
Index Terms
- The RLOC is dead - long live the RLOC
Recommendations
Death of the RLOC?
FCCM '00: Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines“RLOC” is the name given to a relational placement macro that is used to influence the layout of circuits that are realized on FPGAs using Xilinx's place and route software. This paper explores the thesis that modern FPGA architectures are powerful ...
Performance-driven simultaneous place and route for island-style FPGAs
ICCAD '95: Proceedings of the 1995 IEEE/ACM international conference on Computer-aided designAbstract: Sequential place and route tools for FPGAs are inherently weak at addressing both wirability and timing optimizations. This is primarily due to the difficulty of accurately predicting wirability and delay during placement. A new performance-...
RLoc: Towards Robust Indoor Localization by Quantifying Uncertainty
In recent years, decimeter-level accuracy in WiFi indoor localization has become attainable within controlled environments. However, existing methods encounter challenges in maintaining robustness in more complex indoor environments: angle-based methods ...
Comments