skip to main content
10.1145/1973009.1973032acmconferencesArticle/Chapter ViewAbstractPublication PagesglsvlsiConference Proceedingsconference-collections
research-article

A low-power TCAM design using mask-aware match-line (MAML) technique

Authors Info & Claims
Published:02 May 2011Publication History

ABSTRACT

The ternary content addressable memory (TCAM) is widely used in the network router to speed up the forwarding table lookup, but it usually consumes a large amount of power. This paper introduces a low-power TCAM design, in which we propose the mask-aware match-line (MAML) technique to reduce the TCAM power dissipated in the match-line (ML) switching activity. Depending on the mask data, the MAML design can prevent the entire ML from being charged/discharged during the search operation, such that the average ML power consumption can be reduced effectively. For a 256´128-bit IPv6 TCAM array, based on TSMC 0.18mm technology the simulation results show that the refined MAML design with the granularity of 32 can achieve 58% ML energy reduction compared to the conventional TCAM design, and the search performance improvement is about 25%.

References

  1. B. Agrawal and T. Sherwood, "Ternary CAM Power and Delay Model: Extensions and Uses," IEEE Transactions on Very Large Scale Integration Systems (TVLSI), Vol. 16, No. 5, May 2008, pp. 554--564 Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. Yen-Jen Chang, "Two-Layer Hierarchical Matching Method for Energy-Efficient CAM Design," IEE Electronics Letters, Vol. 43, No. 2, Jan. 2007, pp. 80--82.Google ScholarGoogle ScholarCross RefCross Ref
  3. Yen-Jen Chang and Yuan-Hong Liao, "Hybrid-Type CAM Design for Both Power and Performance Efficiency", IEEE Transactions on Very Large Scale Integration Systems (TVLSI), Vol. 16, Issue 8, Aug. 2008, pp. 965--974. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. C. A. Zukowski and S. Y. Wang, "Use of Selective Precharge for Low-Power Content-Addressable Memories," IEEE International Symposium on Circuits and Systems, 1997, pp. 1788--1791.Google ScholarGoogle Scholar
  5. B. D. Yang and L. S. Kim, "A Low-Power CAM Using Pulsed NAND-NOR Match-Line and Charge-Recycling Search-Line Driver," IEEE Journal of Solid-State Circuits, Vol. 40, No. 8, Aug. 2005, pp. 1736--1744.Google ScholarGoogle ScholarCross RefCross Ref
  6. D. S. Vijayasarathi, M. Nourani, M. J. Akhbarizadeh, and P. T. Balsara, "Ripple-Precharge TCAM: A Low-Power Solution for Network Search Engines," International Conference on Computer Design, 2005, pp. 243--248. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. K. Pagiamtzis and A. Sheikholeslami, "A Low Power Content-Addressable Memory (CAM) Using Pipelined Hierarchical Search Scheme," IEEE Journal of Solid-State Circuits, Vol. 39, No. 9, Sept. 2004, pp. 1512--1519.Google ScholarGoogle ScholarCross RefCross Ref
  8. H. Noda et al., "A Cost-Efficient High-Performance Dynamic TCAM with Pipelined Hierarchical Searching and Shift Redundancy Architecture," IEEE J. Solid-State Circuits, Vol. 40, No. 1, Jan. 2005, pp. 245--253.Google ScholarGoogle ScholarCross RefCross Ref
  9. S. Baeg, "Low-Power Ternary Content-Addressable Memory Design Using a Segmented Match Line," IEEE Transactions on Circuits and Systems-I, Vol. 55, No. 6, July 2008, pp. 1485--1494.Google ScholarGoogle ScholarCross RefCross Ref
  10. I. Arsovski, T. Chandler and A. Sheikholeslami, "A Ternary Content-Addressable Memory (TCAM) Based on 4T Static Storage and Including a Current-Race Sensing Scheme," IEEE Journal of Solid-State Circuits, Vol. 38, No. 1, Jan. 2003, pp. 155--158.Google ScholarGoogle ScholarCross RefCross Ref
  11. H. Y. Li, C. C. Chen, J. S. Wang and C. Yeh, "An AND-type Match-Line Scheme for High-Performance Energy-Efficient Content addressable Memories," IEEE Journal of Solid-State Circuits, Vol. 41, No. 5, May 2006, pp. 1108--1119.Google ScholarGoogle ScholarCross RefCross Ref
  12. P. T. Huang, S. W. Chang, W. Y. Liu and W. Hwang, "Green Micro-Architecture and Circuit Co-Design for Ternary Content Addressable Memory," IEEE International Symposium on Circuits and Systems, 2008, pp. 3322 -- 3325.Google ScholarGoogle Scholar
  13. Y. Rekhter and T. Li, "An Architecture for IP Address Allocation with CIDR," RFC 1518, 1993.Google ScholarGoogle Scholar
  14. C. C. Wang, J. S. Wang, and C. Yeh, "High-Speed and Low-Power Design Techniques for TCAM Macros," IEEE Journal of Solid-State Circuits, Vol. 43, No.2, Feb.2008, pp.530--540.Google ScholarGoogle ScholarCross RefCross Ref
  15. D. Shah and P. Gupta, "Fast Updating Algorithms for TCAMs," IEEE Micro, Vol. 21, No. 1, 2001, pp. 36--47. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. A low-power TCAM design using mask-aware match-line (MAML) technique

    Recommendations

    Comments

    Login options

    Check if you have access through your login credentials or your institution to get full access on this article.

    Sign in
    • Published in

      cover image ACM Conferences
      GLSVLSI '11: Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI
      May 2011
      496 pages
      ISBN:9781450306676
      DOI:10.1145/1973009

      Copyright © 2011 ACM

      Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      • Published: 2 May 2011

      Permissions

      Request permissions about this article.

      Request Permissions

      Check for updates

      Qualifiers

      • research-article

      Acceptance Rates

      Overall Acceptance Rate312of1,156submissions,27%

      Upcoming Conference

      GLSVLSI '24
      Great Lakes Symposium on VLSI 2024
      June 12 - 14, 2024
      Clearwater , FL , USA

    PDF Format

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader