Paul Whatmough
ABSTRACT
In this paper, we present a novel circuit-level timing error mitigation technique, which aims to increase energy-efficiency when applying a known in situ error-detection and correction technique, called Razor, to DSP datapaths. Timing errors are detected using Razor flip-flops at critical-path endpoints and the error-rate feedback is used to control a dynamic voltage scaling (DVS) control loop. We propose a new approach to bound the magnitude of intermittent timing errors at the circuit level by introducing a guard-band over which timing errors are safely mitigated. The guard-band is achieved by shaping the path delay distribution such that the critical paths correspond to a group of LSB result registers. These end-points are ensured to be critical by modifying the topology of the final stage carry-merge adder and by using tool-based device sizing. Hence, timing violations lead to weakly correlated logical errors of small magnitude in a mean-squared-error sense. We applied this approach to a digital filter in 32nm CMOS. Power saving compared to a conventional design was 23%, over worst-case process and temperature corners.
- S. Das et al., "RazorII: In situ error detection and correction for PVT and SER tolerance", IEEE J. Solid-State Circuits, Jan. 2009Google Scholar
Cross Ref
- G. Dasika, S. Das, K. Fan, S. Mahlke, D. Bull, "DVFS in loop accelerators using BLADES", IEEE/ACM Design Automation Conf., June 2008 Google ScholarDigital Library
- R. Hegde, N. Shanbhag, "Soft digital signal processing", IEEE Trans. on VLSI Systems, Dec 2001 Google ScholarDigital Library
- R. Hegde and N. Shanbhag, "A voltage overscaled low-power digital filter IC", IEEE J. Solid-State Cir., Feb. 2004Google Scholar
- B. Shim, S. Sridhara and N. Shanbhag, "Reliable low-power digital signal processing via reduced precision redundancy", IEEE Trans. on VLSI Systems, May 2004 Google ScholarDigital Library
- L. Wang and N. Shanbhag, "Low-power filtering via adaptive error-cancellation", IEEE Trans. on Signal Processing, Feb. 2003 Google ScholarDigital Library
- J. Choi, N. Banerjee, K. Roy, "Variation-aware low-power synthesis methodology for fixed-point FIR filters", IEEE Trans. On Computer-Aided Design of Integrated Circuits and Systems, Jan. 2009 Google ScholarDigital Library
- G. Karakonstantis, N. Banerjee, K. Roy, "Process-variation resilient and voltage-scalable DCT architecture for robust low-power computing", IEEE Trans. on VLSI Sys., Oct. 2010 Google ScholarDigital Library
- P. Whatmough, I. Darwazeh, D. Bull, S. Das, D. Kershaw, "A robust FIR filter with in situ error detection," IEEE Int. Symp. on Circuits and Systems, May 2010Google Scholar
- R. Zimmermann, "Binary adder architectures for cell-based VLSI and their synthesis", PhD thesis, ETH Zurich, 1998Google Scholar
- Y. Liu and T. Zhang, "On the selection of arithmetic unit structure in voltage overscaled soft digital signal processing", Intl. Symp. on Low Power Elec. and Design, Aug. 2007 Google ScholarDigital Library
- A. Oppenheim, R. Schafer, "Discrete-Time Signal Processing", Third Edition, Prentice-Hall, 2009 Google ScholarDigital Library
- K. Parhi, "VLSI Digital Signal Processing Systems: Design and Implementation", Wiley, 1999Google Scholar
Index Terms
- Error-resilient low-power DSP via path-delay shaping
Recommendations
Skew-bounded low swing clock tree optimization
GLSVLSI '13: Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSIThis paper introduces a methodology that optimizes the performance of a low swing clock tree under a skew bound. Low-swing clock trees are preferred for a reduction in the clock switching power, with an expected trade-off in clock slew and skew. In this ...
Reducing Transistor Variability for High Performance Low Power Chips
CMOS integrated-circuit supply-voltage reduction has plateaued in recent years as increased transistor variability has limited transistor-threshold voltage scaling. The deeply depleted channel transistor, implemented on bulk CMOS, provides a low-cost ...
Graded-channel MOSFET (GCMOSFET) for high performance, low voltage DSP applications
Special issue on low power electronics and designGraded-Channel MOS (GCMOS) VLSI technology has been developed to meet the growing demand for low power and high performance applications. In this paper, it will be shown that, compared to conventional complementary metal-oxide-semiconductor (CMOS), the ...
Comments