Yoshi Shih-Chieh Huang
ABSTRACT
With the prevalence of multi- and many-core architecture, network-on-chip (NoC) is becoming the main paradigm for on-chip interconnection. However, the performance of NoCs can be degraded significantly if the network flow is not controlled properly. Most previous solutions have tried to detect network congestion by monitoring the hardware status of the network switches or links. Unfortunately, such strategies rely on the backpressure of the traffic flows for congestion detection and may be too slow to respond. This paper proposes a proactive strategy which predicts the global, end-to-end traffic patterns of the running application and takes preventive flow control actions to avoid congestions. The proposed system entails an application-level prediction table for accurate traffic prediction and a packet injection scheduler for congestion avoidance. The proposed scheme is evaluated by a trace-driven simulator with synthetic traffic traces as well as a real application trace of an instance in the SPLASH-2 benchmark. The results show the superior performance of the proposed scheme with negligible execution overhead.
- N. Agarwal, T. Krishna, L. Peh, and N. Jha. Garnet: A detailed on-chip network model inside a full-system simulator. In Proceedings of International Symposium on Performance Analysis of Systems and Software, 2009.Google Scholar
Cross Ref
- P. Avasare, J.-Y. Nollet, D. Verkest, and H. Corporaal. Centralized end-to-end flow control in a best-effort network-on-chip. In Proc. 5th ACM internatinoal conference on Embedded software, 2005. Google ScholarDigital Library
- S. Bell, B. Edwards, J. Amann, R. Conlin, K. Joyce, V. Leung, J. MacKay, M. Reif, L. Bao, J. Brown, M. Mattina, C.-C. Miao, C. Ramey, D. Wentzlaff, W. Anderson, E. Berger, N. Fairbanks, D. Khan, F. Montenegro, J. Stickney, and J. Zook. Tile64 - processor: A 64-core soc with mesh interconnect. In Proc. Digest of Technical Papers. IEEE International Solid-State Circuits Conference ISSCC 2008, pages 88--598, Feb. 3--7, 2008.Google ScholarCross Ref
- J. Duato, S. Yalmanchili, and L. Ni. Interconnection networks. pages 428--431, 2002.Google Scholar
- G. He, A. Zhai, and P. Yew. Ex-mon: An architectural framework for dynamic program monitoring on multicore processors. In The Twelfth Workshop on Interaction between Compilers and Computer Architectures, Interact-12, 2008.Google Scholar
- Y. S.-C. Huang, C.-K. Chou, C.-T. King, and S.-Y. Tseng. Area overhead estimation for table lookup implementation in chip design. Technical report, 2010.Google Scholar
- Y. S.-C. Huang, C.-K. Chou, C.-T. King, and S.-Y. Tseng. Ntpt: On the end-to-end traffic prediction in the on-chip networks. In Proc. 47th ACM IEEE Design Automation Conference, 2010. Google ScholarDigital Library
- F. Jafari, M. S. Talebi, M. H. Yaghmaee, A. Khonsari, and M. Ould-Khaoua. Throughput-fairness tradeoff in best effort flow control for on-chip architectures. In Proc. 2009 IEEE International Symposium on Parallel and Distributed Processing, 2009. Google ScholarDigital Library
- T. Marescaux, A. Rångevall, V. Nollet, A. Bartic, and H. Corporaal. Distributed congestion control for packet switched networks on chip. In ParCo, 2005.Google Scholar
- E. Nillson, M. Millberg, J. Öberg, and A. Jantsch. Load distribution with the proximity congestion awareness in a network on chip. In Proc. Design, Automation, and Test in Europe, page 11126, 2003. Google ScholarDigital Library
- V. Nollet, T. Marescaux, and D. Verkest. Operating-system controlled network on chip. 2004. Google ScholarDigital Library
- U. Ogras and R. Marculescu. Analysis and optimization of prediction-based flow control in networks-on-chip. ACM Transactions on Design Automation of Electronic Systems, 2008. Google ScholarDigital Library
- U. Y. Ogras and R. Marculescu. Prediction-based flow control for network-on-chip traffic. In Proc. 43rd ACM IEEE Design Automation Conference, pages 839--844, 2006. Google ScholarDigital Library
- L. Peh and W. Dally. Flit-reservation flow control. In High-Performance Computer Architecture, 2000. HPCA-6. Proceedings. Sixth International Symposium on, pages 73--84. IEEE, 2002.Google Scholar
- A. Sharifi, H. Zhao, and M. Kandemir. Feedback control for providing qos in noc based multicores. In Proc. Design, Automation, and Test in Europe, 2010. Google ScholarDigital Library
- A. Silberschatz, P. B. Galvin, and G. Gagne. Operating System Concepts. Wiley Publishing, 8th edition, 2008. Google ScholarDigital Library
- V. Soteriou, H. Wang, and L.-S. Peh. A statistical traffic model for on-chip interconnection networks. In Proc. 14th IEEE International Symposium on Modeling, Analysis, and Simulation, 2006. Google ScholarDigital Library
- K. Srinivasan. Congestion control in computer networks. 1991.Google Scholar
- M. S. Talebi, F. Jafari, and A. Khonsari. A novel flow control scheme for best effort traffic in noc based on source rate utility maximization. In MASCOTs, 2007. Google ScholarDigital Library
- M. S. Talebi, F. Jafari, A. Khonsari, and M. H. Yaghmae. A novel congestion control scheme for elastic flows in network-on-chip based on sum-rate optimization. In ICCSA'07: Proceedings of the 2007 international conference on Computational science and its applications, pages 398--409, Berlin, Heidelberg, 2007. Springer-Verlag. Google ScholarDigital Library
- M. S. Talebi, F. Jafari, A. Khonsari, and M. H. Yaghmaeem. Best effort flow control in network-on-chip. In CSICC, 2008.Google ScholarCross Ref
- J. van den Brand, C. Ciordas, K. Goossens, and T. Basten. Congestion-controlled best-effort communication for networks-on-chip. In Proc. Design, Automation, and Test in Europe, 2007. Google ScholarDigital Library
- J. Yuho, Y. Ki Hwan, and K. Eun Jung. Adaptive data compression for high-performance low-power on-chip networks. In Proc. 41st annual IEEE/ACM International Symposium on Microarchitecture, 2008. Google ScholarDigital Library
Index Terms
- Floodgate: application-driven flow control in network-on-chip for many-core architectures
Recommendations
NTPT: on the end-to-end traffic prediction in the on-chip networks
DAC '10: Proceedings of the 47th Design Automation ConferencePower and thermal distribution are critical issues in chip multiprocessors (CMPs). Most previous studies focus on cores and on-chip memory subsystems and discuss how to reduce their power and control thermal distribution by using dynamic voltage/...
Prediction-based flow control for network-on-chip traffic
DAC '06: Proceedings of the 43rd annual Design Automation ConferenceNetworks-on-Chip (NoC) architectures provide a scalable solution to on-chip communication problem but the bandwidth offered by NoCs can be utilized efficiently only in presence of effective flow control algorithms. Unfortunately, the flow control ...
A load-balanced congestion-aware wireless network-on-chip design for multi-core platforms
Integration of hundreds of processors on a chip will become practical thanks to ultra-deep submicron VLSI technology. As wiring delay becomes a bottleneck for a scalable design, on-chip interconnects turn into the critical issues for system performance ...
Comments