Bhavitavya Bhadviya
ABSTRACT
Negative Bias Temperature Instability (NBTI) causes the threshold voltage of PMOS devices to degrade with time, resulting in a reduced lifetime of a CMOS IC. In this paper, we present an approach to mitigate the degradation due to NBTI for off-chip output drivers. Our approach is based on forcibly inducing relaxation in the individual fingers of the output driver (which is typically implemented in a multi-fingered fashion). The individual fingers are relaxed in a round-robin manner, such that at any given time, k out of n fingers of the driver are being relaxed. Our results show that the proposed approach significantly extends the lifetime of the output driver.
- M.A.Alam, H. Kufuloglu, D.Varghese, and S. Mahapatra, "A comprehensive model of PMOS NBTI degradation : Recent progress," Microelectronics Reliability, vol. 47, no. 6, pp. 853--862, 2007.Google Scholar
Cross Ref
- "PTM website." http://www.eas.asu.edu/~ptm.Google Scholar
- B. Paul, K. Kang, H. Kufluoglu, M. A. Alam, and K. Roy, "Negative bias temperature instability: estimation and design for improved reliability of nanoscale circuits," Transaction on Computer-Aided Design of Integrated Circuits and Systems, vol. 26, pp. 743--751, April 2007. Google ScholarDigital Library
- Z. Qi, Stan, and R. Mircea, "NBTI resilient circuits using adaptive body biasing," in GLSVLSI '08: Proceedings of the 18th ACM Great Lakes symposium on VLSI, pp. 285--290, ACM, 2008. Google ScholarDigital Library
- M. Agarwal, B. C. Paul, M. Zhang, and S. Mitra, "Circuit failure prediction and its application to transistor aging," in VTS '07: Proceedings of the 25th IEEE VLSI Test Symmposium, pp. 277--286, IEEE Computer Society, 2007. Google ScholarDigital Library
- S. V. Kumar, C. H. Kim, and S. S. Sapatnekar, "Impact of NBTI on SRAM read stability and design for reliability," in ISQED '06: Proceedings of the 7th International Symposium on Quality Electronic Design, pp. 210--218, IEEE Computer Society, 2006. Google ScholarDigital Library
- T. Siddiqua and S. Gurumurthi, "A multi-level approach to reduce the impact of NBTI on processor functional units," in GLSVLSI '10: Proceedings of the 20th symposium on Great lakes symposium on VLSI, pp. 67--72, ACM, 2010. Google ScholarDigital Library
- J. Sun, A. Kodi, A. Louri, and J. Wang, "NBTI aware workload balancing in multi-core systems," in Proceedings of the 10th International Symposium on Quality of Electronic Design (ISQED 09), (Washington, DC, USA), pp. 833--838, 2009. Google ScholarDigital Library
- A. Calimera, E. Macii, and M. Poncino, "NBTI-aware sleep transistor design for reliable power-gating," in Proceedings of the 19th ACM Great Lakes symposium on VLSI, (New York, NY, USA), pp. 333--338, 2009. Google ScholarDigital Library
- S. Bhardwaj, W. Wang, R. Vattikonda, Y. Cao, and S. Vrudhula, "Scalable model for predicting the effect of negative bias temperature instability for reliable design," IET Circuits, Devices and Systems, vol. 2, no. 4, pp. 361--371, 2008.Google ScholarCross Ref
- "DDR2 SDRAM device operation and timing diagram." Hynix Corporation, Technical Data Sheet.Google Scholar
- A. Aziz, "Package, power and I/O." http://users.ece.utexas.edu/adnan/vlsi-05-backup/lec20Packaging.ppt. Course notes, "Introduction to CMOS VLSI Design".Google Scholar
Index Terms
- Alleviating NBTI-induced failure in off-chip output drivers
Recommendations
Analysis and mitigation of NBTI-induced performance degradation for power-gated circuits
ISLPED '11: Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and designDevice aging, which causes significant loss on circuit performance and lifetime, has been a main factor in reliability degradation of nanoscale designs. Aggressive technology scaling trends, such as thinner gate oxide without proportional downscaling of ...
Concurrent HCI-NBTI: worst case degradation condition for 65 nm p-channel SOI MOSFETs
Concurrent HCI-NBTI is observed to lead to worst case degradation for the Input/Output (I/O) and core logic/high speed (HS) SOI p-channel MOSFETs from 65nm technology. HC stress degradation at room temperature in I/O PMOSFET devices shows NBTI-like ...
Design and Simulation for NBTI Aware Logic Gates
AbstractReliability of the electronic circuits is one of the most prominent factor in the development of very large-scale integration (VLSI) industry. Huge demand for compact size and high performance of electronic devices leads the excessive scaling of ...
Comments