Bao Liu
Abstract
As VLSI technology continues scaling, increasingly significant parametric variations and increasingly prevalent defects present unprecedented challenges to VLSI design at nanometer scale. Specifically, performance variability has hindered performance scaling, while soft errors become an emerging problem for logic computation at recent technology nodes. In this article, we leverage the existing Totally Self-Checking (TSC)/Strongly Fault-Secure (SFS) logic design techniques, and propose Resilient and Adaptive Performance (RAP) logic for maximum adaptive performance and soft error resilience in nanoscale computing. RAP logic clears all timing errors in the absence of external soft errors, albeit at a higher area/power cost compared with Razor logic. Our experimental results further show that dual-rail static (Domino) RAP logic outperforms alternative Delay-Insensitive (DI) code-based static (Domino) RAP logic with less area, higher performance, and lower power consumption for the large test cases, and achieves an average of 2.29(2.41)× performance boost, 2.12(1.91)× layout area, and 2.38(2.34)× power consumption compared with the traditional minimum area static logic based on the Nangate 45-nm open cell library.
- Alioto, M., Palumbo, G., and Pennisi, M. 2008. Understanding the effect of intradie random process variations in nanometer domino logic. In Proceedings of the Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS'08). 136--145.Google Scholar
- Armstrong, D. B. 1961. A general method of applying error correction to synchronous digital systems. Bell Syst. Techn. J. 40, 2, 577--593.Google ScholarCross Ref
- Avizienis, A., Kopetz, H., and Laprie, J.-C. 1987. The evolution of fault-tolerant computing. Depend. Comput. Fault Tolerant Syst. 1. Google ScholarDigital Library
- Blish, R., Dellin, T., Huber, S., Johnson, M., Maiz, J., et al. 2003. Critical reliability challenges for the international technology roadmap for semiconductors (ITRS). Tech. rep. 03024377A-TR, International SEMATECH Technology Transfer.Google Scholar
- Bolchini, C. and Sciuto, D. 1995. An output/state encoding for self-checking finite state machine. In Proceedings of the IEEE International Symposium on Circuits and Systems. 2136--2139.Google Scholar
- Bose, B. and Rao, T. R. N. 1982. Theory of unidirectional error correcting/detecting codes. IEEE Trans. Comput. C31, 6, 521--530. Google ScholarDigital Library
- Brosnan, T. J. and II, N. R. S. 1988. Modular error detection for bit-serial multiplication. IEEE Trans. Comput. 37, 9, 1043--1052. Google ScholarDigital Library
- Ciletti, M. D. 2003. Advanced Digital Design with the Verilog HDL. Prentice-Hall. Google ScholarDigital Library
- Cummings, C. E. 2002. The fundamentals of efficient synthesizable finite state machine design using nc-verilog and buildgates. In Proceedings of the International Cadence Usergroup Conference.Google Scholar
- De, K., Natarajan, C., Nair, D., and Banerjee, P. 1994. Rsyn: A system for automated synthesis of reliable multilevel circuits. IEEE Trans. VLSI Syst. 2, 186--195. Google ScholarDigital Library
- Depledge, P. G. 1981. Fault-Tolerant computer systems. IEEE Proc. A128, 4, 257--272.Google Scholar
- Elkind, S. A. and Siewiorek, D. P. 1980. Reliability and performance of error-correcting memory and register arrays. IEEE Trans. Comput. C29, 10, 920--927. Google ScholarDigital Library
- Ernst, D., Das, S., Lee, S., Blaauw, D., Austin, T., Mudge, T., Kim, N. S., and Flautner, K. 2004. Razor: Circuit-Level correction of timing errors for low-power operation. IEEE Micro 24, 6, 10--20. Google ScholarDigital Library
- Ernst, D., Kim, N. S., Das, S., Pant, S., Pham, T., Rao, R., Ziesler, C., Blaauw, D., Austin, T., and Mudge, T. 2003. Razor: A low-power pipeline based on circuit-level timing speculation. In Proceedings of the Micro Conference. Google ScholarDigital Library
- Furber, S. B. and Day, P. 1996. Four-Phase micropipeline latch control circuits. IEEE Trans. VLSI Syst. 4, 2, 247--253. Google ScholarDigital Library
- Garg, R., Mathews, P., and Zacher, D. 2009. Synthesis of fault tolerant circuits for fsms and rams. In Proceedings of the MAPLD International Conference.Google Scholar
- Göessel, M., Ocheretny, V., Sogomonyan, E., and Marienfeld, D. 2008. New Methods of Concurrent Checking. Springer.Google Scholar
- Golson, S. 1994. State machine design techniqes for Verilog and vhdl. In Proceedings of the Synopsys User Group Conference.Google Scholar
- Hauck, S. 1995. Asynchronous design methodologies: An overview. Proc. IEEE 83, 1, 69--93.Google ScholarCross Ref
- Jha, N. K. and Wang, S. J. 1993. Design and synthesis of self-checking vlsi circuits. IEEE Trans. Comput. Aid. Des. 12, 878--887. Google ScholarDigital Library
- Ling, W. and Savaria, Y. 2005. Analysis of wave-pipelined domino logic circuit and clocking styles subject to parametric variations. In Proceedings of the International Symposium on Quality Electronic Design. 688--693. Google ScholarDigital Library
- Liu, B. 2010. Error-Detecting/Correcting-Code based robust nanoelectronic circuits. In Proceedings of the NASA/ESA Conference on Adaptive Hardware and Systems.Google Scholar
- Lloyd, D. W. and Garside, J. D. 2001. A practical comparison of asynchronous design styles. In Proceedings of the International Symposium on Asynchronous Circuits and Systems. 36--45. Google ScholarDigital Library
- Mago, G. 1973. Monotone functions in sequential circuits. IEEE Trans. Comput. C22, 928--933. Google ScholarDigital Library
- Mitra, S., Zhang, M., Seifert, N., Mak, T. M., and Kim, K. S. 2006. Soft error resilient system design through error correction. In Proceedings of the IFIP VLSI-SoC Conference.Google Scholar
- Moon, T. K. 2005. Error Correction Coding: Mathematical Methods and Algorithms. Wiley-Interscience. Google ScholarDigital Library
- Muller, D. E. and Bartky, W. S. 1959. A theory of asynchronous circuits. In Proceedings of the International Symposium on the Theory of Switching. 204--243.Google Scholar
- Nangate. 2008. Nangate open cell library. http://openeda.si2.org/projects/nangatelib/Google Scholar
- Pagiamtzis, K., Azizi, N., and Najm, F. N. 2006. A soft-error-tolerant content-addressable memory (CAM) using an error-correcting-match scheme. In Proceedings of the Custom Integrated Circuits Conference. 301--304.Google Scholar
- Schlegel, C. B. and Herro, M. A. 1990. A burst-error-correcting Viterbi algorithm. IEEE Trans. Comm. 38, 3, 285--291.Google ScholarCross Ref
- Singh, M. and Nowick, S. M. 2007. MOUSETRAP: Ultra-High-Speed transition signaling asynchronous pipelines. In Proceedings of the International Conference on Computer Design.Google Scholar
- Smith, J. E. and Metze, G. 1978. Strongly fault secure logic networks. IEEE Trans. Comput. C27, 6, 491--499. Google ScholarDigital Library
- Sonomonyan, E. S. 1974. Design of built-in self-checking monitoring circuits for combinational devices. Autom. Remote Control 35, 2, 280--289.Google Scholar
- Sparso, J. and Furber, S. 2001. Principles of Asynchronous Circuit Design: A Systems Perspective. Kluwer Academic. Google ScholarDigital Library
- Sun, F., Devarajan, S., Rose, K., and Zhang, T. 2006. Multilevel flash memory on-chip error correction based on trellis coded modulation. In Proceedings of the IEEE International Symposium on Circuits and Systems.Google Scholar
- Sutherland, I. E. 1989. Micropipelines. Comm. ACM 32, 6, 720--738. Google ScholarDigital Library
- Thorp, T., Yee, G., and Sechen, C. 1998. Domino logic synthesis using complex static gates. In Proceedings of the IEEE International Conference on Computer-Aided Design. 242--247. Google ScholarDigital Library
- Verhoeff, T. 1988. Delay-Insensitive codes: An overview. Distrib. Comput. 3, 1--8.Google ScholarDigital Library
- Weste, N. H. E. and Harris, D. M. 2011. CMOS VLSI Design: A Circuits and Systems Perspective 4th Ed. Addison-Wesley. Google ScholarDigital Library
- Zhang, M., Mitra, S., Mak, T.-M., Seifert, N., Wang, N. J., Shi, Q., Kim, K. S., Shanbhag, N. R., and Patel, S. J. 2006. Sequential element design with build-in soft error resilience. IEEE Trans. VLSI Syst. 14, 12, 1368--1378. Google ScholarDigital Library
- Zhao, M. and Sapatnekar, S. S. 2002. Technology mapping algorithms for domino logic. ACM Trans. Des. Autom. Electron. Syst. 7, 2, 306--335. Google ScholarDigital Library
- Zheng, J., Katanyoutanant, S., and Le, M. 2005. Safe and efficient one-hot state machine. In Proceedings of the MAPLD International Conference.Google Scholar
Index Terms
- Resilient and adaptive performance logic
Recommendations
Adaptive Low-Error Fixed-Width Booth Multipliers
In this paper, we propose two 2's-complement fixed-width Booth multipliers that can generate an n -bit product from an n -bit multiplicand and an n -bit multiplier. Compared with previous designs, our multipliers have smaller truncation error, less area,...
A comparative study on performance and reliability of 32-bit binary adders
In this paper, the performance and reliability of different binary adder families are studied for both the superthreshold and the near-threshold regions of operation. The adder structures are selected from both the carry propagate adders (CPAs) and ...
On-line error-detectable high-speed multiplier using redundant binary representation and three-rail logic
An on-line error-detectable high-speed multiplier is described. It is based on the multiplication algorithm which we have previously proposed. In the algorithm, the redundant binary representation each of whose digits is 0, 1, or 1 is used. The ...
Comments