Purnendu Sinha
ABSTRACT
Critical vehicle control applications must function reliably even in the presence of failures in the system. Typical fault-tolerance mechanisms such as triple-modular redundancy (TMR) or dual-duplex systems may not be a desirable solution for automotive systems due to inherent prohibitive cost associated with such design concepts. For some automotive applications with system-level requirements having certain margin/flexibility for recovering from a failure or handling a fault, we envision that dynamic reconfiguration based approaches could be a viable approach for providing fault-tolerance. With that viewpoint, we have proposed a system-level architecture and introduced typical services required for achieving dynamic task-level reconfiguration. With emergence of AUTOSAR as a standard SW architecture for automotive applications, our focus has been to investigate and develop techniques for system-level tasks reconfiguration in the AUTOSAR framework for providing fault-tolerance capabilities. We have implemented the proposed services in AUTOSAR for supporting run-time reconfiguration. The paper describes realization of proposed reconfiguration techniques on a prototype comprising of AUTOSAR-compliant Electronics Control Units (ECUs) connected over the CAN bus. The viability/feasibility of the overall approach has been demonstrated using illustrative automotive applications.
- R. Anthony, et al. "Towards Dynamically Reconfigurable Automotive Control System Architecture." Proc. of IFIP Advances in Info.&Comm. Tech., Vol. 231, Springer Boston, 2007.Google Scholar
- B. Becker, et al. "Model-Based Extension of AUTOSAR for Architectural Online Reconfiguration." Proc. of MoDELS'09, 2009. Google ScholarDigital Library
- A. P. D. Binotto, et al. "Real-time Task Reconfiguration Support Applied to an UAV-based Surveillance System." Proc. of IEEE IMCSIT, 2008.Google Scholar
- L. Feng, et al., "Self Configuration of Dependent Tasks for Dynamically Reconfigurable Automotive Embedded Systems." Proc. of 47th IEEE Conf. on Decision and Control, 2008.Google Scholar
- I. Jahnich, I. Podolski, A. Rettberg, "Towards a Middleware Approach for a Self-Configurable Automotive Embedded System." LNCS 5287, 2008. Google ScholarDigital Library
- Jeff Kramer, Jeff Magee, "Self-Managed Systems: an Architectural Challenge." Future of Software Engineering (FOSE), 2007. Google ScholarDigital Library
- P. K. Saraswat, P. Pop, J. Madsen, "Task Migration for Fault-Tolerance in Mixed-Criticality Embedded Systems." Proc. of 2nd Workshop on Adaptive and Reconfigurable Embedded Systems, 2009. Google ScholarDigital Library
- M. E. Shin, J. H. An, "Self-Reconfiguration in Self-Healing Systems." Proc. of the 3rd IEEE Intl. Workshop on Engineering of Autonomic&Autonomous Systems (EASE'06), 2006. Google ScholarDigital Library
- E. A. Strunk, J. C. Knight, "Dependability through Assured Reconfiguration in Embedded System Software." IEEE Transactions on Dependable and Secure Computing, Vol. 3, No. 3, pp. 172--187, 2006 Google ScholarDigital Library
- W. Trumler, et al., "Self-Configuration and Self-Healing in AUTOSAR." SAE 07APAC-107, 2007.Google Scholar
Index Terms
- Dynamic task-level reconfiguration in automotive software architectures
Recommendations
Using dynamic task level redundancy for OpenMP fault tolerance
ARCS'12: Proceedings of the 25th international conference on Architecture of Computing SystemsObtaining fault tolerant applications and systems is one of today's most important topics of research. Fault tolerance is becoming more and more essential in shared memory parallel programs and in multi/many core architectures due to the decreasing size ...
Dynamic reconfiguration architectures for multi-context FPGAs
Field-programmable gate arrays (FPGAs) are being integrated with processors on the same motherboard or even chip in order to achieve flexible high-performance computing, and this may become main stream in chip multi-core architectures. However, the ...
Dynamic Reconfiguration Technologies Based on FPGA in Software Defined Radio System
Partial Reconfiguration (PR) is a method for Field Programmable Gate Array (FPGA) designs which allows multiple applications to time-share a portion of an FPGA while the rest of the device continues to operate unaffected. Using this strategy, the ...
Comments