ABSTRACT
No abstract available.
- H. Murata, K. Fujiyoshi, S. Nakatake, Y. Kajitani, "Rectangle-packing-based module placement", Proc. of ICCAD'95, pp. 472--479, 1995. Google ScholarDigital Library
- S. Nakatake, K. Fujiyoshi, H. Murata, Y. Kajitani, "Module placement on BSG-structure and IC layout applications", Proc. of ICCAD'96, pp. 484--491, 1996. Google ScholarDigital Library
- H. Murata, K. Fujiyoshi, S. Nakatake, Y. Kajitani, "VLSI module placement based on rectangle-packing by the sequence-pair", IEEE Transactions on CAD, Vol. 15, No. 12, pp. 1518--1524, 1996. Google ScholarDigital Library
- H. Murata, K. Fujiyoshi, T. Watanabe, Y. Kajitani, "A mapping from sequence-pair to rectangular dissection", Proc. of ASP-DAC'97, pp. 625--633, 1997.Google ScholarCross Ref
- S. Nakatake, M. Furuya, Y. Kajitani, "Module Placement on BSG-Structure with Pre-Placed Modules and Rectilinear Modules", Proc. of ASP-DAC'98, pp. 571--576, 1998.Google Scholar
- T. Izumi, A. Takahashi, Y. Kajitani, "Air-pressure model and fast algorithm for zero-wasted-area layout of general floorplan", IEICE Transactions Vol. 81-A, No. 5, pp. 857--865, 1998.Google Scholar
- S. Nakatake, K. Sakanushi, Y. Kajitani, M. Kawakita, "The channeled-BSG: a universal floorplan for simultaneous place/route with IC applications", Proc. of ASP-DAC'98, pp. 418--425, 1998. Google ScholarDigital Library
- K. Sakanushi, S. Nakatake, Y. Kajitani, "The multi-BSG: stochastic approach to an optimum packing of convex-rectilinear blocks", Proc. of ICCAD'98, pp. 267--274, 1998. Google ScholarDigital Library
- T. Izumi, A. Takahashi, Y. Kajitani, "Air-Pressure-Model-Based Fast Algorithms for General Floorplan", Proc. of ASP-DAC'98, pp. 563--570, 1998.Google Scholar
- S. Nakatake, K. Fujiyoshi, H. Murata, Y. Kajitani, "Module packing based on BSG-structure and IC layout applications", IEEE Transactions on CAD, Vol. 17, No. 6, pp. 519--530, 1998. Google ScholarDigital Library
- H. Yamazaki, K. Sakanushi, S. Nakatake, Y. Kajitani, "The 3D-packing by meta data structure and packing heuristics", IEICE Transactions Vol. 83-A, No. 4, pp. 639--645, 2000.Google Scholar
- Z. Wu, K. Sakanushi, Y. Kajitani, "Reuse of VLSI Layout Topology by Parametric BSG", Proc. of APCCAS'00, pp. 817--820, 2000.Google Scholar
- K. Sakanushi, Y. Kajitani, "The Quarter-State Sequence (Q-Sequence) to Represent the Floorplan and Applications to Layout Optimization", Proc. of APCCAS'00, pp. 829--832, 2000.Google Scholar
- H. Yamazaki, K. Sakanushi, Y. Kajitani, "Optimum Packing of Convex-Polygons by A New Data Structure Sequence-Table", Proc. of APCCAS'00, pp. 821--824, 2000.Google Scholar
- S. Nakatake, Y. Kubo, Y. Kajitani, "Consistent floorplanning with super hierarchical constraints", Proc. of ISPD'01, pp. 144--149, 2001. Google ScholarDigital Library
- Y. Kubo, S. Nakatake, Y. Kajitani, M. Kawakita, "Chip size estimation based on wiring area" Proc. of APCCAS'02, pp. 113--118, 2002.Google Scholar
- H. Miyashita, Y. Kajitani, "On the equivalence of the sequence pair for rectangle packing to the dimension of partial order", Proc. of APCCAS'02, pp. 367--370, 2002.Google ScholarCross Ref
- Y. Kubo, S. Nakatake, Y. Kajitani, M. Kawakita, "Explicit Expression and Simultaneous Optimization of Placement and Routing for Analog IC Layouts", Proc. of VLSI Design'02, pp. 467--472, 2002. Google ScholarDigital Library
- C. Zhuang, Y. Kajitani, K. Sakanushi, L. Jin, "An Enhanced Q-Sequence Augmented with Empty-Room-Insertion and Parenthesis Trees", Proc. of DATE'02, pp. 61--68, 2002. Google ScholarDigital Library
- K. Sakanushi, Z. Wu, Y. Kajitani, "Recognition of floorplan by Parametric BSG for reuse of layout design", IEICE Transactions Vol. 85-A, No. 4, pp. 872--879, 2002.Google Scholar
- Y. Kajitani, K. Sakanushi, "THE PRIME-GRAPH AND Q-SEQUENCE FOR CODING THE FLOORPLAN", Proc. of ISCAS'02, pp. III-771-III-774, 2002.Google Scholar
- S. Nakatake, Y. Kubo, Y. Kajitani, "Consistent floorplanning with hierarchical superconstraints", IEEE Transactions on CAD, Vol. 21, No. 1 , pp. 42--49, 2002. Google ScholarDigital Library
- K. Sakanushi, Y. Kajitani, D. P. Mehta, "The quarter-state-sequence floorplan representation", IEEE Transaction, Vol. 50-A, No. 3, pp. 376--386, 2003.Google Scholar
- N. Fu, S. Nakatake, Y. Takashima, Y. Kajitani, "Abstraction and optimization of consistent floorplanning with pillar block constraints", Proc. of SP-DAC'04, pp. 19--24, 2004. Google ScholarDigital Library
- T. Nojima, X. Zhu, Y. Takashima, S. Nakatake, Y. Kajitani, "Multi-level placement with circuit schema based clustering in analog IC layouts", Proc. of ASP-DAC'04, pp. 406--411, 2004. Google ScholarDigital Library
- X. Zhang, Y. Kajitani, "Space-planning: placement of modules with controlled empty area by single-sequence", Proc. of ASP-DAC'04, pp. 25--30, 2004. Google ScholarDigital Library
- T. Nojima, Y. Takashima, S. Nakatake, Y. Kajitani, "A device-level placement with multi-directional convex clustering", Proc. of GLSVLSI'04, pp. 196--201, 2004. Google ScholarDigital Library
- H.-A. Zhao, C. Liu, Y. Kajitani, K. Sakanushi, "EQ-Sequences for Coding Floorplan", IEICE Transactions Vol. 87-A, No. 12, pp. 3233--3243, 2004.Google Scholar
- X. Zhang, Y. Kajitani, "Theory of T-junction floorplans in terms of single-sequence", Proc. of ISCAS'04, No. 5, pp. 341--344, 2004.Google Scholar
- H.-A. Zhao, C. Liu, Y. Kajitani, K. Sakanushi, "A Compact Code for Representing Floorplans", Proc. of MWCAS'04. I-433-I-436, 2004.Google Scholar
- Z. Zhou, S. Dong, X. Hong, Y. Wu, Y. Kajitani, "A new approach based on LFF for optimization of dynamic hardware reconfigurations", Proc. of ISCAS'05, Vol. 2, pp. 1210--1213, 2005.Google ScholarCross Ref
- R. Liu, S. Dong, X. Hong, Y. Kajitani "Fixed-outline floorplanning with constraints through instance augmentation", Proc. of ISCAS'05, Vol. 2, pp. 1883--1886, 2005.Google Scholar
- T. Yan, Q. Dong, Y. Takashima, Y. Kajitani, "How does partitioning matter for 3D floorplanning?", Proc. of GLSVLSI'06, pp. 73--78, 2006. Google ScholarDigital Library
- Y. Kajitani, "Theory of placement by numDAG related with single-sequence, SP, BSG, and O-tree", Proc. of ISCAS'06, pp. 4471--4474, 2006.Google ScholarCross Ref
- T. Nojima, N. Ono, S. Nakatake, T. Fujimura, K. Okazaki, Y. Kajitani, "Adaptive Porting of Analog IPs with Reusable Conservative Properties", Proc. of ISVLSI'06, pp. 18--23, 2006. Google ScholarDigital Library
Index Terms
Practicality on placement given by optimality of packing
Recommendations
Routability-Driven Blockage-Aware Macro Placement
DAC '14: Proceedings of the 51st Annual Design Automation ConferenceWe present a new floorplan representation, called circular-packing trees (CP-trees), for the problem of macro placement. Our CP-trees can flexibly pack movable macros toward corners or pre-placed macros along chip boundaries circularly to optimize macro ...
UTPlaceF 2.0: A High-Performance Clock-Aware FPGA Placement Engine
Special Section on Advances in Physical Design Automation and Regular PapersModern field-programmable gate array (FPGA) devices contain complex clock architectures on top of configurable logics. Unlike application specific integrated circuits (ASICs), the physical structure of clock networks in an FPGA is pre-manufactured and ...
Routability-driven placement for hierarchical mixed-size circuit designs
DAC '13: Proceedings of the 50th Annual Design Automation ConferenceA wirelength-driven placer without considering routability could introduce irresolvable routing-congested placements. Therefore, it is desirable to develop an effective routability-driven placer for modern mixed-size designs employing hierarchical ...
Comments