skip to main content
10.1145/2451916.2451931acmconferencesArticle/Chapter ViewAbstractPublication PagesispdConference Proceedingsconference-collections
extended-abstract

Practicality on placement given by optimality of packing

Published:24 March 2013Publication History

ABSTRACT

No abstract available.

References

  1. H. Murata, K. Fujiyoshi, S. Nakatake, Y. Kajitani, "Rectangle-packing-based module placement", Proc. of ICCAD'95, pp. 472--479, 1995. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. S. Nakatake, K. Fujiyoshi, H. Murata, Y. Kajitani, "Module placement on BSG-structure and IC layout applications", Proc. of ICCAD'96, pp. 484--491, 1996. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. H. Murata, K. Fujiyoshi, S. Nakatake, Y. Kajitani, "VLSI module placement based on rectangle-packing by the sequence-pair", IEEE Transactions on CAD, Vol. 15, No. 12, pp. 1518--1524, 1996. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. H. Murata, K. Fujiyoshi, T. Watanabe, Y. Kajitani, "A mapping from sequence-pair to rectangular dissection", Proc. of ASP-DAC'97, pp. 625--633, 1997.Google ScholarGoogle ScholarCross RefCross Ref
  5. S. Nakatake, M. Furuya, Y. Kajitani, "Module Placement on BSG-Structure with Pre-Placed Modules and Rectilinear Modules", Proc. of ASP-DAC'98, pp. 571--576, 1998.Google ScholarGoogle Scholar
  6. T. Izumi, A. Takahashi, Y. Kajitani, "Air-pressure model and fast algorithm for zero-wasted-area layout of general floorplan", IEICE Transactions Vol. 81-A, No. 5, pp. 857--865, 1998.Google ScholarGoogle Scholar
  7. S. Nakatake, K. Sakanushi, Y. Kajitani, M. Kawakita, "The channeled-BSG: a universal floorplan for simultaneous place/route with IC applications", Proc. of ASP-DAC'98, pp. 418--425, 1998. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. K. Sakanushi, S. Nakatake, Y. Kajitani, "The multi-BSG: stochastic approach to an optimum packing of convex-rectilinear blocks", Proc. of ICCAD'98, pp. 267--274, 1998. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. T. Izumi, A. Takahashi, Y. Kajitani, "Air-Pressure-Model-Based Fast Algorithms for General Floorplan", Proc. of ASP-DAC'98, pp. 563--570, 1998.Google ScholarGoogle Scholar
  10. S. Nakatake, K. Fujiyoshi, H. Murata, Y. Kajitani, "Module packing based on BSG-structure and IC layout applications", IEEE Transactions on CAD, Vol. 17, No. 6, pp. 519--530, 1998. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. H. Yamazaki, K. Sakanushi, S. Nakatake, Y. Kajitani, "The 3D-packing by meta data structure and packing heuristics", IEICE Transactions Vol. 83-A, No. 4, pp. 639--645, 2000.Google ScholarGoogle Scholar
  12. Z. Wu, K. Sakanushi, Y. Kajitani, "Reuse of VLSI Layout Topology by Parametric BSG", Proc. of APCCAS'00, pp. 817--820, 2000.Google ScholarGoogle Scholar
  13. K. Sakanushi, Y. Kajitani, "The Quarter-State Sequence (Q-Sequence) to Represent the Floorplan and Applications to Layout Optimization", Proc. of APCCAS'00, pp. 829--832, 2000.Google ScholarGoogle Scholar
  14. H. Yamazaki, K. Sakanushi, Y. Kajitani, "Optimum Packing of Convex-Polygons by A New Data Structure Sequence-Table", Proc. of APCCAS'00, pp. 821--824, 2000.Google ScholarGoogle Scholar
  15. S. Nakatake, Y. Kubo, Y. Kajitani, "Consistent floorplanning with super hierarchical constraints", Proc. of ISPD'01, pp. 144--149, 2001. Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. Y. Kubo, S. Nakatake, Y. Kajitani, M. Kawakita, "Chip size estimation based on wiring area" Proc. of APCCAS'02, pp. 113--118, 2002.Google ScholarGoogle Scholar
  17. H. Miyashita, Y. Kajitani, "On the equivalence of the sequence pair for rectangle packing to the dimension of partial order", Proc. of APCCAS'02, pp. 367--370, 2002.Google ScholarGoogle ScholarCross RefCross Ref
  18. Y. Kubo, S. Nakatake, Y. Kajitani, M. Kawakita, "Explicit Expression and Simultaneous Optimization of Placement and Routing for Analog IC Layouts", Proc. of VLSI Design'02, pp. 467--472, 2002. Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. C. Zhuang, Y. Kajitani, K. Sakanushi, L. Jin, "An Enhanced Q-Sequence Augmented with Empty-Room-Insertion and Parenthesis Trees", Proc. of DATE'02, pp. 61--68, 2002. Google ScholarGoogle ScholarDigital LibraryDigital Library
  20. K. Sakanushi, Z. Wu, Y. Kajitani, "Recognition of floorplan by Parametric BSG for reuse of layout design", IEICE Transactions Vol. 85-A, No. 4, pp. 872--879, 2002.Google ScholarGoogle Scholar
  21. Y. Kajitani, K. Sakanushi, "THE PRIME-GRAPH AND Q-SEQUENCE FOR CODING THE FLOORPLAN", Proc. of ISCAS'02, pp. III-771-III-774, 2002.Google ScholarGoogle Scholar
  22. S. Nakatake, Y. Kubo, Y. Kajitani, "Consistent floorplanning with hierarchical superconstraints", IEEE Transactions on CAD, Vol. 21, No. 1 , pp. 42--49, 2002. Google ScholarGoogle ScholarDigital LibraryDigital Library
  23. K. Sakanushi, Y. Kajitani, D. P. Mehta, "The quarter-state-sequence floorplan representation", IEEE Transaction, Vol. 50-A, No. 3, pp. 376--386, 2003.Google ScholarGoogle Scholar
  24. N. Fu, S. Nakatake, Y. Takashima, Y. Kajitani, "Abstraction and optimization of consistent floorplanning with pillar block constraints", Proc. of SP-DAC'04, pp. 19--24, 2004. Google ScholarGoogle ScholarDigital LibraryDigital Library
  25. T. Nojima, X. Zhu, Y. Takashima, S. Nakatake, Y. Kajitani, "Multi-level placement with circuit schema based clustering in analog IC layouts", Proc. of ASP-DAC'04, pp. 406--411, 2004. Google ScholarGoogle ScholarDigital LibraryDigital Library
  26. X. Zhang, Y. Kajitani, "Space-planning: placement of modules with controlled empty area by single-sequence", Proc. of ASP-DAC'04, pp. 25--30, 2004. Google ScholarGoogle ScholarDigital LibraryDigital Library
  27. T. Nojima, Y. Takashima, S. Nakatake, Y. Kajitani, "A device-level placement with multi-directional convex clustering", Proc. of GLSVLSI'04, pp. 196--201, 2004. Google ScholarGoogle ScholarDigital LibraryDigital Library
  28. H.-A. Zhao, C. Liu, Y. Kajitani, K. Sakanushi, "EQ-Sequences for Coding Floorplan", IEICE Transactions Vol. 87-A, No. 12, pp. 3233--3243, 2004.Google ScholarGoogle Scholar
  29. X. Zhang, Y. Kajitani, "Theory of T-junction floorplans in terms of single-sequence", Proc. of ISCAS'04, No. 5, pp. 341--344, 2004.Google ScholarGoogle Scholar
  30. H.-A. Zhao, C. Liu, Y. Kajitani, K. Sakanushi, "A Compact Code for Representing Floorplans", Proc. of MWCAS'04. I-433-I-436, 2004.Google ScholarGoogle Scholar
  31. Z. Zhou, S. Dong, X. Hong, Y. Wu, Y. Kajitani, "A new approach based on LFF for optimization of dynamic hardware reconfigurations", Proc. of ISCAS'05, Vol. 2, pp. 1210--1213, 2005.Google ScholarGoogle ScholarCross RefCross Ref
  32. R. Liu, S. Dong, X. Hong, Y. Kajitani "Fixed-outline floorplanning with constraints through instance augmentation", Proc. of ISCAS'05, Vol. 2, pp. 1883--1886, 2005.Google ScholarGoogle Scholar
  33. T. Yan, Q. Dong, Y. Takashima, Y. Kajitani, "How does partitioning matter for 3D floorplanning?", Proc. of GLSVLSI'06, pp. 73--78, 2006. Google ScholarGoogle ScholarDigital LibraryDigital Library
  34. Y. Kajitani, "Theory of placement by numDAG related with single-sequence, SP, BSG, and O-tree", Proc. of ISCAS'06, pp. 4471--4474, 2006.Google ScholarGoogle ScholarCross RefCross Ref
  35. T. Nojima, N. Ono, S. Nakatake, T. Fujimura, K. Okazaki, Y. Kajitani, "Adaptive Porting of Analog IPs with Reusable Conservative Properties", Proc. of ISVLSI'06, pp. 18--23, 2006. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. Practicality on placement given by optimality of packing

    Recommendations

    Comments

    Login options

    Check if you have access through your login credentials or your institution to get full access on this article.

    Sign in
    • Published in

      cover image ACM Conferences
      ISPD '13: Proceedings of the 2013 ACM International symposium on Physical Design
      March 2013
      194 pages
      ISBN:9781450319546
      DOI:10.1145/2451916

      Copyright © 2013 Author

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      • Published: 24 March 2013

      Permissions

      Request permissions about this article.

      Request Permissions

      Check for updates

      Qualifiers

      • extended-abstract

      Acceptance Rates

      Overall Acceptance Rate62of172submissions,36%
    • Article Metrics

      • Downloads (Last 12 months)1
      • Downloads (Last 6 weeks)0

      Other Metrics

    PDF Format

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader