Abstract
With exponentially increased transistor density on multi-core platforms, the power explosion and consequently soaring chip temperature have become critical challenges for system designers. Moreover, the increasing chip temperature results in higher leakage power, hence further aggravates the increment of the overall power consumption [1]. Thus, the dramatically growing power/energy consumption and chip temperature severely affect the cost, reliability and performance of the systems [4].
- V. Chaturvedi and G. Quan. Leakage conscious dvs scheduling for peak temperature minimization. In Asia and South Pacific Design Automation Conference (ASP-DAC), pages 135--140, Jan. 2011. Google ScholarDigital Library
- G. Quan and Y. Zhang. Leakage aware feasibility analysis for temperature-constrained hard real-time periodic tasks. In Real-Time Systems, 2009. ECRTS '09. 21st Euromicro Conference on, pages 207--216, Jul. 2009. Google ScholarDigital Library
- S. Sharifi, R. Ayoub, and T. Rosing. Tempomp: Integrated prediction and management of temperature in heterogeneous mpsocs. In Design, Automation Test in Europe Conference Exhibition (DATE), pages 593--598, Mar. 2012. Google ScholarDigital Library
- K. Skadron, M. Stan, W. Huang, S. Velusamy, K. Sankaranarayanan, and D. Tarjan. Temperature-aware microarchitecture. In Computer Architecture, 2003. Proceedings. 30th Annual International Symposium on, pages 2--13, june 2003. Google ScholarDigital Library
- I. Ukhov, M. Bao, P. Eles, and Z. Peng. Steady-state dynamic temperature analysis and reliability optimization for embedded multiprocessor systems. In Design Automation Conference (DAC), Jun. 2012. Google ScholarDigital Library
Recommendations
Thermal-Aware Task Scheduling for Energy Minimization in Heterogeneous Real-Time MPSoC Systems
With the continuous scaling of CMOS devices, the increase in power density and system integration level have not only resulted in huge energy consumption but also led to elevated chip temperature. Thus, energy efficient task scheduling with thermal ...
Design space exploration of thermal-aware many-core systems
Higher temperatures or uneven distribution of temperatures result in timing uncertainties which induces performance and reliability concerns for the system. Future 3D IC technology offers greater device integration, reduced signal delay and reduced ...
Thermal-Constrained Energy-Aware Partitioning for Heterogeneous Multi-core Multiprocessor Real-Time Systems
RTCSA '12: Proceedings of the 2012 IEEE International Conference on Embedded and Real-Time Computing Systems and ApplicationsNext-generation multi-core multiprocessor real-time systems consume less energy at the cost of increased power density. This increase in power-density results in high heat density and may affect the reliability and performance of real-time systems. Thus,...
Comments