Ting-Hao Tsai
ABSTRACT
Thermal-aware real-time task scheduling in three-dimensional (3D) multicore chips is complicated because of the heat effect of vertically stacked cores and the trade-off between performance requirements and overheating. This study proposes a thermal-throttling server that renders a thermal-aware to existing real-time task scheduling algorithms. Admission control is subsequently presented to guarantee the thermal and timing constraints in the embedded systems. This study evaluates the performance level of the proposed model by using a series of workloads; the findings yielded encouraging results in terms of scheduling ability and prevention of overheating.
- Hotspot. Technical report, Univ. of Virginia Fund for Excellence in Science and Engineering, http://lava.cs.virginia.edu/HotSpot/, 2010.Google Scholar
- H. Aydin, R. Melhem, D. Mossé, and P. Mejía-Alvarez. Determining optimal processor speeds for periodic real-time tasks with different power characteristics. In Real-Time Systems, 13th Euromicro Conference on, 2001., pages 225--232. IEEE, 2001. Google ScholarDigital Library
- A. K. Coskun, J. L. Ayala, D. Atienza, T. S. Rosing, and Y. Leblebici. Dynamic thermal management in 3d multicore architectures. In Design, Automation & Test in Europe Conference & Exhibition, 2009., pages 1410--1415. IEEÉ, 2009. Google ScholarDigital Library
- F. Hameed, M. Faruque, and J. Henkel. Dynamic thermal management in 3d multi-core architecture through run-time adaptation. In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2011, pages 1--6. IEEE, 2011.Google ScholarCross Ref
- R. Jejurikar, C. Pereira, and R. K. Gupta. Leakage aware dynamic voltage scaling for real-time embedded systems. In DAC, 2004. Google ScholarDigital Library
- K. Kang, J. Kim, S. Yoo, and C.-M. Kyung. Runtime power management of 3-d multi-core architectures under peak power and temperature constraints. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 30(6): 905--918, 2011. Google ScholarDigital Library
- J. Li, M. Qiu, J. Hu, and E.-M. Sha. Thermal-aware rotation scheduling for 3d multi-core with timing constraint. In Signal Processing Systems (SIPS), 2010 IEEE Workshop on, pages 323--326. IEEE, 2010.Google ScholarCross Ref
- J. Li, M. Qiu, J.-W. Niu, L. T. Yang, Y. Zhu, and Z. Ming. Thermal-aware task scheduling in 3d chip multiprocessor with real-time constrained workloads. ACM Transactions on Embedded Computing Systems, 12(2): 24, 2013. Google ScholarDigital Library
- C. L. Liu and J. W. Layland. Scheduling algorithms for multiprogramming in a hard real-time environment. JACM, 20(1), 1973. Google ScholarDigital Library
- S. Liu, J. Zhang, Q. Wu, and Q. Qiu. Thermal-aware job allocation and scheduling for three dimensional chip multiprocessor. In Quality Electronic Design, 11th International Symposium on, pages 390--398. IEEE, 2010.Google Scholar
- C.-L. Lung, Y.-L. Ho, D.-M. Kwai, and S.-C. Chang. Thermal-aware on-line task allocation for 3d multi-core processor throughput optimization. In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2011, pages 1--6. IEEE, 2011.Google ScholarCross Ref
- G. Quan and V. Chaturvedi. Feasibility analysis for temperature-constraint hard real-time periodic tasks. Industrial Informatics, IEEE Transactions on, 6(3): 329--339, 2010.Google Scholar
- J. M. Rabaey, A. Chandrakasan, and B. Nikolic. Digital Integrated Circuits. Prentice Hall, 2nd edition, 2002.Google Scholar
- K. Skadron, T. Abdelzaher, and M. Stan. Control-theoretic techniques and thermal-rc modeling for accurate and localized dynamic thermal management. In High-Performance Computer Architecture, 2002. Proceedings. Eighth International Symposium on, pages 17--28, 2002. Google ScholarDigital Library
- T.-H. Tsai and Y.-S. Chen. Thermal-aware real-time task scheduling for three-dimensional multicore chip. In Proceedings of the 27th Annual ACM Symposium on Applied Computing, pages 1618--1624. ACM, 2012. Google ScholarDigital Library
- F. Yao, A. Demers, and S. Shenker. A scheduling model for reduced cpu energy. In Foundations of Computer Science, 1995. Proceedings., 36th Annual Symposium on, pages 374--382. IEEE, 1995. Google ScholarDigital Library
- X. Zhou, J. Yang, Y. Xu, Y. Zhang, and J. Zhao. Thermal-aware task scheduling for 3d multicore processors. Parallel and Distributed Systems, IEEE Transactions on, 21(1): 60--71, 2010. Google ScholarDigital Library
- C. Zhu, Z. Gu, L. Shang, R. Dick, and R. Joseph. Three-dimensional chip-multiprocessor run-time thermal management. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 27(8): 1479--1492, 2008. Google ScholarDigital Library
Index Terms
- A thermal-throttling server in 3D multicore chips
Recommendations
Thermal-throttling server
A thermal-aware real-time scheduling framework for 3D multicore chips is proposed.A thermal size assignment is used to manage the heat generated by task executions.The thermal-throttling server handles run-time temperature management.The thermal-...
Thermal-aware real-time task scheduling for three-dimensional multicore chip
SAC '12: Proceedings of the 27th Annual ACM Symposium on Applied ComputingThermal management is a major design challenge in three-dimensional multicore chips. The process is complex because of the heat effect of vertically stacked cores and the difficulty of balancing performance requirements and overheating. This study ...
Thermal Aware Task Scheduling for Embedded Systems
CSNT '14: Proceedings of the 2014 Fourth International Conference on Communication Systems and Network TechnologiesThis paper discusses about an operating system assisted thermal aware task scheduling method. It primarily shows how the task scheduling decisions of an operating system can get affected if the temperature profile which is generated using the on-chip ...
Comments