Haera Chung
Skip Abstract Section
Abstract
Traditional metal-wire-based networks-on-chip (NoC) suffer from high latency and power dissipation as the system size scales up in the number of cores. This limitation stems from the inherent multihop communication nature of larger NoCs. It has previously been shown that the performance of NoCs can be significantly improved by introducing long-range, low power, and high-bandwidth single-hop links between distant cores. While previous work has focused on specific NoC architectures and configurations, it remains an open question whether heterogeneous link types are beneficial in a broad range of NoC architectures. In this article, we show that a generic NoC architecture with heterogeneous link types allows for NoCs with higher bandwidth at a lower cost compared to homogeneous networks. We further show that such NoCs scale up significantly better in terms of performance and cost. We demonstrate these broadly-applicable results by using a technology-agnostic complex network approach that targets NoC architectures with various emerging link types.
- L. Benini and G. De Micheli. 2002. Networks on chips: A new SoC paradigm. Computer 35, 1, 70--78. Google Scholar
Digital Library
- N. Binkert, B. Beckmann, G. Black, S. Reinhardt, A. Saidi, A. Basu, J. Hestness, D. Hower, T. Krishna, S. Sardashti, R. Sen, K. Sewell, M. Shoaib, N. Vaish, M. Hill, and D. Wood. 2011. The GEM5 simulator. SIGARCH Comput. Archit. News 39, 2, 1--7. Google ScholarDigital Library
- M. Brière, B. Girodias, Y. Bouchebaba, G. Nicolescu, F. Mieyeville, F. Gaffiot, and I. O'Connor. 2007. System level assessment of an optical NoC in an MPSoC platform. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'07). 1084--1089. Google ScholarDigital Library
- S. Cahon, N. Melab, and E.-G. Talbi. 2004. ParadisEO: A framework for the reusable design of parallel and distributed metaheuristics. J. Heuristics 10, 3, 357--380. Google ScholarDigital Library
- M. Chang, J. Cong, A. Kaplan, M. Naik, G. Reinman, E. Socher, and S. Tam. 2008a. CMP network-on-chip overlaid with multi-band RF-interconnect. In Proceedings of the IEEE 14th International Symposium on High Performance Computer Architecture (HPCA). 191--202.Google Scholar
- M. Chang, E. Socher, Sai-Wang Tam, J. Cong, and G. Reinman. 2008b. RF interconnects for communications on-chip. In Proceedings of the International Symposium on Physical Design (ISPD'08). 78--83. Google ScholarDigital Library
- A. Clauset, M. Newman, and C. Moore. 2004. Finding community structure in very large networks. Phys. Rev. E 70, 066111.Google ScholarCross Ref
- H. Dai. 2002. Carbon nanotubes: Synthesis, integration, and properties. Accounts Chem. Res. 35, 12, 1035--1044.Google ScholarCross Ref
- S. Deb, K. Chang, A. Ganguly, and P. Pande. 2010a. Comparative performance evaluation of wireless and optical NoC architectures. In Proceedings of the IEEE International SOC Conference (SOCC). 487--492.Google Scholar
- S. Deb, A. Ganguly, K. Chang, P. Pande, B. Beizer, and D. Heo. 2010b. Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects. In Proceedings of the 21st IEEE International Conference on Application-Specific Systems Architectures and Processors (ASAP). 73--80.Google Scholar
- K. DeJong. 2002. Evolutionary Computation 1st ed. The MIT Press, Cambridge, MA. Google ScholarDigital Library
- E. Elbeltagi, T. Hegazy, and D. Grierson. 2005. Comparison among five evolutionary-based optimization algorithms. Adv. Eng. Inform. 19, 1, 43--53. Google ScholarDigital Library
- P. Erdos and A. Rényi. 1960. On the evolution of random graphs. In Publications of the Mathematical Institute of the Hungarian Academy of Sciences, Vol. 5A, 17--61.Google Scholar
- B. Floyd, C. Hung, and K. O. 2002. Intra-chip wireless interconnect for clock distribution implemented with integrated antennas, receivers, and transmitters. IEEE J. Solid-State Circuits 37, 5, 543--552.Google ScholarCross Ref
- M. Fulgham and L. Snyder. 1993. Performance of chaos and oblivious routers under non-uniform traffic. Tech. rep. Univ. of Washington. July.Google Scholar
- A. Ganguly, K. Chang, S. Deb, P. Pande, B. Belzer, and C. Teuscher. 2011. Scalable hybrid wireless network-on-chip architectures for multicore systems. IEEE Trans. Comput. 60, 10, 1485--1502. Google ScholarDigital Library
- A. Joshi, C. Batten, Yong-Jin Kwon, S. Beamer, I. Shamim, K. Asanovic, and V. Stojanovic. 2009. Silicon-photonic clos networks for global on-chip communication. In Proceedings of the 3rd ACM/IEEE International Symposium on Networks-on-Chip NoCS. 124--133. Google ScholarDigital Library
- K. Kempa, J. Rybczynski, Z. Huang, K. Gregorczyk, A. Vidan, B. Kimball, J. Carlson, G. Benham, Y. Wang, A. Herczynski, and Z. Ren. 2007. Carbon nanotubes as optical antennae. Adv. Mater. 19, 3, 421--426.Google ScholarCross Ref
- T. Krishna, A. Kumar, P. Chiang, M. Erez, and L. Peh. 2008. NoC with near-ideal express virtual channels using global-line communication. In Proceedings of the 16th IEEE Symposium on High Performance Interconnects. IEEE Computer Society, 11--20. Google ScholarDigital Library
- A. Kumar, Li-Shiuan Peh, P. Kundu, and N. Jha. 2008. Toward ideal on-chip communication using express virtual channels. IEEE Micro 28, 1, 80--90. Google ScholarDigital Library
- S. Kumar, A. Jantsch, J. Soininen, M. Forsell, M. Millberg, J. Oberg, K. Tiensyrja, and A. Hemani. 2002. A network on chip architecture and design methodology. In Proceedings of the IEEE Computer Society Annual Symposium on VLSI. 105--112. Google ScholarDigital Library
- Z. Li, D. Fay, A. Mickelson, L. Shang, M. Vachharajani, D. Filipovic, W. Park, and Y. Sun. 2009. Spectrum: A hybrid nanophotonic-electric on-chip network. In Proceedings of the 46th ACM/IEEE Design Automation Conference (DAC'09). 575--580. Google ScholarDigital Library
- J. Lienig and K. Thulasiraman. 1993. A genetic algorithm for channel routing in VLSI circuits. Evol. Comput. 1, 4, 293--311. Google ScholarDigital Library
- R. Lu, A. Cao, and C. Koh. 2007. SAMBA-Bus: A high performance bus architecture for system-on-chips. IEEE Trans. VLSI Syst. 15, 1, 69--79. Google ScholarDigital Library
- E. Mensink, D. Schinkel, E. Klumperink, E. van Tuijl, and B. Nauta. 2007. A 0.28pj/b 2gb/s/ch transceiver in 90nm CMOS for 10mm on-chip interconnects. In Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC). 414--612.Google Scholar
- Z. Michalewicz. 1996. Genetic Algorithms + Data Structures = Evolution Programs. Springer-Verlag, London. Google ScholarDigital Library
- M. Newman. 2003. The structure and function of complex networks. SIAM Rev. 45, 2, 167--256.Google ScholarDigital Library
- I. O'Connor, F. Tissafi-Drissi, F. Gaffiot, J. Dambre, M. De Wilde, J. Van Campenhout, D. Van Thourhout, and D. Stroobandt. 2007. Systematic simulation-based predictive synthesis of integrated optical interconnect. IEEE Trans. VLSI Syst. 15, 8, 927--940. Google ScholarDigital Library
- U. Ogras, J. Hu, and R. Marculescu. 2005. Key research problems in NoC design: A holistic perspective. In Proceedings of the 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis. 69--74. Google ScholarDigital Library
- U. Ogras and R. Marculescu. 2006. “It's a small world after all”: NoC performance optimization via long-range link insertion. IEEE Trans. VLSI Syst. 14, 7, 693--706. Google ScholarDigital Library
- P. Pande, C. Grecu, M. Jones, A. Ivanov, and R. Saleh. 2005. Performance evaluation and design trade-offs for network-on-chip interconnect architectures. IEEE Trans. Comput. 54, 8, 1025--1040. Google ScholarDigital Library
- K. Preston, N. Sherwood-Droz, J. Levy, and M. Lipson. 2011. Performance guidelines for WDM interconnects based on silicon microring resonators. In Proceedings of the Conference on Lasers and Electro-Optics (CLEO). 1--2.Google Scholar
- M. Rubinov and O. Sporns. 2009. Complex network measures of brain connectivity: Uses and interpretations. NeuroImage 52, 3, 1059--1069.Google ScholarCross Ref
- A. Shacham, K. Bergman, and L. Carloni. 2008. Photonic networks-on-chip for future generations of chip multiprocessors. IEEE Trans. Comput. 57, 9, 1246--1260. Google ScholarDigital Library
- C. Teuscher. 2007. Nature-inspired interconnects for self-assembled large-scale network-on-chip designs. Chaos Interdisciplinary J. Nonlinear Sci. 17, 2.Google Scholar
- M. van Steen. 2010. Graph Theory and Complex Networks: An Introduction. Maarten van Steen, Amsterdam, The Netherlands.Google Scholar
- D. Watts and S. Strogatz. 1998. Collective dynamics of ‘small-world’ networks. Nature 393, 6684, 440--442.Google Scholar
- S. C. Woo, M. Ohara, E. Torrie, J. Singh, and A. Gupta. 1995. The SPLASH-2 programs: Characterization and methodological considerations. SIGARCH Comput. Archit. News 23, 2, 24--36. Google ScholarDigital Library
- D. Zhao and Y. Wang. 2008. SD-MAC: Design and synthesis of a hardware-efficient collision-free QoS-aware MAC protocol for wireless network-on-chip. IEEE Trans. Comput. 57, 9, 1230--1245. Google ScholarDigital Library
- A. Zhou, Bo-Yang Qu, H. Li, Shi-Zheng Zhao, P. Suganthan, and Q. Zhang. 2011. Multiobjective evolutionary algorithms: A survey of the state of the art. Swarm Evol. Comput. 1, 1, 32--49.Google ScholarCross Ref
Index Terms
- Design and Evaluation of Technology-Agnostic Heterogeneous Networks-on-Chip
Recommendations
Time-division-multiplexed arbitration in silicon nanophotonic networks-on-chip for high-performance chip multiprocessors
As the computational performance of microprocessors continues to grow through the integration of an increasing number of processing cores on a single die, the interconnection network has become the central subsystem for providing the communications ...
Leveraging dark silicon to optimize networks-on-chip topology
This paper presents a reconfigurable network-on-chip (NoC) for many-core chip multiprocessors (CMPs) in the dark silicon era, where a considerable part of high-end chips cannot be powered up due to the power and bandwidth walls. Core specialization, ...
Reconfigurable Optical and Wireless (R-OWN) Network-on-Chip for High Performance Computing
NANOCOM'16: Proceedings of the 3rd ACM International Conference on Nanoscale Computing and CommunicationWith the scaling of technology, the industry is experiencing a shift from multi-core to many-core architectures. However, traditional on-chip metallic interconnects may not scale to support these many-core architectures due to the increased hop count, ...
Comments