Yeter Akgul
ABSTRACT
The emerging SOI technologies provide an increased body bias range compared to traditional bulk technologies, opening new opportunities. From the power management perspective, a new degree of freedom is added to the supply voltage and clock frequency variation, increasing the complexity of the power optimization problem. In this paper, a method is proposed to manage the power consumed in an FD-SOI circuit through supply and body bias voltages, and clock frequency variation. Results for a Digital Signal Processor in STMicroelectronics 28nm FD-SOI technology show that the power reduction ratio can reach 17%.
- Y. Akgul, D. Puschini, S. Lesecq, E. Beigne, P. Benoit, and L. Torres. Methodology for power mode selection in fd-soi circuits with dvfs and dynamic body biasing. In Power and Timing Modeling, Optimization and Simulation (PATMOS), 2013.Google Scholar
- E. Beigne and P. Vivet. An innovative local adaptive voltage scaling architecture for on-chip variability compensation. In IEEE 9th Int. NEWCAS, 2011.Google ScholarCross Ref
- B. Bereanu. A property of convex piecewise linear functions with applications to mathematical programming. Unternehmensforschung, 9(2):112--119, 1965.Google Scholar
- A. Bonnoit, S. Herbert, D. Marculescu, and L. Pileggi. Integrating dynamic voltage/frequency scaling and adaptive body biasing using test-time voltage selection. In 14th ACM/IEEE ISPLED, 2009. Google ScholarDigital Library
- F. Firouzi, A. Yazdanbakhsh, H. Dorosti, and S. Fakhraie. Dynamic soft error hardening via joint body biasing and dynamic voltage scaling. In 14th Euromicro Conference on Digital System Design (DSD), 2011. Google ScholarDigital Library
- K. Ganesan, L. John, V. Salapura, and J. Sexton. A performance counter based workload characterization on blue gene/p. In 37th Int. Conf.on Parallel Processing (ICPP), 2008. Google ScholarDigital Library
- T. Ishihara and H. Yasuura. Voltage scheduling problem for dynamically variable voltage processors. In Int. Symp. on Low Power Electronics and Design, 1998. Google ScholarDigital Library
- C. Kim and K. Roy. Dynamic vth scaling scheme for active leakage power reduction. In Design, Automation and Test in Europe (DATE), 2002. Google ScholarDigital Library
- S. Lesecq, D. Puschini, E. Beigne, P. Vivet, and Y. Akgul. Low-cost and robust control of a dfll for multi-processor system-on-chip. In 18th Int. Federation of Automatic Control (IFAC), 2011.Google Scholar
- P. Magarshack, P. Flatresse, and G. Cesana. Utbb fd-soi: A process/design symbiosis for breakthrough energy-efficiency. In Design, Automation Test in Europe (DATE), 2013. Google ScholarDigital Library
- M. Nomura, Y. Ikenaga, K. Takeda, Y. Nakazawa, Y. Aimoto, and Y. Hagihara. Delay and power monitoring schemes for minimizing power consumption by means of supply and threshold voltage control in active and standby modes. IEEE Journal of Solid-State Circuits, 41(4):805--814, 2006.Google ScholarCross Ref
- K. Nose and T. Sakurai. Optimization of VDD and VTH for low-power and high-speed applications. In Asia and South Pacific Design Automation Conf. (ASP-DAC), 2000. Google ScholarDigital Library
- R. Rao and S. Vrudlhula. Energy optimal speed control of devices with discrete speed sets. In 42nd Design Automation Conference (DAC), 2005. Google ScholarDigital Library
- B. Rebaud, M. Belleville, E. Beigne, M. Robert, P. Maurine, and N. Azemard. On-chip timing slack monitoring. In 17th IFIP Int. Conf. on Very Large Scale Integration (VLSI-SoC), 2009.Google ScholarCross Ref
- J. Tschanz, J. Kao, S. Narendra, R. Nair, D. Antoniadis, A. Chandrakasan, and V. De. Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage. In IEEE Int. Solid-State Circuits Conf. (ISSCC). Digest of Technical Papers, 2002.Google Scholar
- L. Vincent, P. Maurine, S. Lesecq, and E. Beigne. Embedding statistical tests for on-chip dynamic voltage and temperature monitoring. In 49th Design Automation Conference (DAC), 2012. Google ScholarDigital Library
- R. Wilson, E. Beigné, P. Flatresse, A. Valentian, F. Abouzeid, T. Benoist, C. Bernard, S. Bernard, O. Billoint, S. Clerc, B. Giraud, A. Grover, J. Le Coz, I. Miro-Panades, J.-P. Noel, B. Pelloux-Prayer, P. Roche, O. Thomas, Y. Thonnart, D. Turgis, F. Clermidy, and P. Magarshack. A 460mhz at 397mv, 2.6ghz at 1.3v, 32b vliw dsp, embedding fmax tracking. In IEEE Int. Solid-State Circuits Conf. (ISSCC). Digest of Technical Papers, 2014.Google ScholarCross Ref
- U. Yüceer. Discrete convexity: convexity for functions defined on discrete spaces. Discrete Applied Mathematics, 119:297--304, 2002. Google ScholarDigital Library
- Power management through DVFS and dynamic body biasing in FD-SOI circuits
Recommendations
Analysis of power-performance for ultra-thin-body GeOI logic circuits
ISLPED '11: Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and designThis work analyzes the power-performance of the emerging Ultra-Thin-Body (UTB) GeOI devices for logic circuit applications. The impacts of temperature and Vdd scaling on the leakage/delay are studied. Compared with the subthreshold leakage dominated SOI ...
Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads
ICCAD '02: Proceedings of the 2002 IEEE/ACM international conference on Computer-aided designDynamic voltage scaling (DVS) reduces the power consumption of processors when peak performance is unnecessary. However, the achievable power savings by DVS alone is becoming limited as leakage power increases. In this paper, we show how the ...
Joint dynamic voltage scaling and adaptive body biasing for heterogeneous distributed real-time embedded systems
While dynamic power consumption has traditionally been the primary source of power consumption, leakage power is becoming an increasingly important concern as technology feature size continues to shrink. Previous system-level approaches focus on ...
Comments