ABSTRACT
This paper presents a comprehensive analysis of radiation-induced soft errors of SRAMs designed in SOI FinFET technology. For this purpose, we propose a cross layer approach starting from a 3D simulation of particle interactions in FinFET structures up to circuit level analysis by considering the layout of the memory array. This approach enables us to consider the effect of different factors such as supply voltage and process variation on Soft Error Rate (SER) of FinFET SRAM memory arrays. Our analysis shows that proton-induced soft errors are becoming important and comparable to the SER induced by alpha-particles especially for low supply voltages (low power applications). Moreover, we observe that the ratio of Multiple Bit Upset (MBU) to Single Event Upset (SEU) for alpha-particle radiation is much higher than that of proton.
- "International Technology Roadmap for Semiconductors," http://www.itrs.net/home.html, 2012.Google Scholar
- T. Chiarella et al., "Benchmarking soi and bulk finfet alternatives for planar cmos scaling succession," Solid-State Electronics, vol. 54, no. 9, pp. 855--860, 2010.Google ScholarCross Ref
- J.-P. Colinge, FinFETs and other multi-gate transistors. Springer, 2008. Google ScholarDigital Library
- C. Ma et al., "A unified finfet reliability model including high k gate stack dynamic threshold voltage, hot carrier injection, and negative bias temperature instability," in ISQED, 2009.Google Scholar
- C. Manoj et al., "Device design and optimization considerations for bulk finfets," T-ED, vol. 55, no. 2, pp. 609--615, 2008.Google ScholarCross Ref
- B. Yu et al., "Finfet scaling to 10 nm gate length," in IEDM, 2002, pp. 251--254.Google Scholar
- A. Bansal, S. Mukhopadhyay, and K. Roy, "Device-optimization technique for robust and low-power finfet sram design in nanoscale era," T-ED, vol. 54, no. 6, pp. 1409--1419, 2007.Google ScholarCross Ref
- T. Chiarella et al., "Migrating from planar to finfet for further cmos scaling: Soi or bulk?" in ESSCIRC, 2009, pp. 84--87.Google Scholar
- K. Castellani-Couli et al., "Analysis of 45-nm multi-gate transistors behavior under heavy ion irradiation by 3-d device simulation," T-NS, vol. 53, no. 6, pp. 3265--3270, 2006.Google Scholar
- M. Turowski, A. Raman, and W. Xiong, "Accurate modeling of soi multi-gate fets and their transient response to radiation," in ULIS, 2012, pp. 137--140.Google Scholar
- D. Ball et al., "Comparing single event upset sensitivity of bulk vs. soi based finfet sram cells using tcad simulations," in SOI Conference, 2010, pp. 1--2.Google Scholar
- Y.-P. Fang and A. S. Oates, "Neutron-induced charge collection simulation of bulk finfet srams compared with conventional planar srams," T-DMR, vol. 11, no. 4, pp. 551--554, 2011.Google Scholar
- L. Artola, G. Hubert, and R. Schrimpf, "Modeling of radiation-induced single event transients in soi finfets," in IRPS, 2013, pp. SE--1.Google Scholar
- F. Wang et al., "Dependability analysis of nano-scale finfet circuits," in Emerging VLSI Technologies and Architectures, 2006, pp. 6--pp. Google ScholarDigital Library
- H. Liu et al., "Technology assessment of si and iii-v finfets and iii-v tunnel fets from soft error rate perspective," in IEDM, 2012, pp. 25--5.Google Scholar
- V. Ramakrishnan and R. Srinivasan, "Soft error study in double gated finfet-based sram cells with simultaneous and independent driven gates," Microelectronics Journal, vol. 43, no. 11, pp. 888--893, 2012. Google ScholarDigital Library
- R. C. Baumann, "Soft errors in advanced semiconductor devices-part i: the three radiation sources," T-DMR, vol. 1, no. 1, pp. 17--22, 2001.Google Scholar
- N. Seifert et al., "Soft error susceptibilities of 22 nm tri-gate devices," Nuclear Science, IEEE Transactions on, vol. 59, no. 6, pp. 2666--2673, 2012.Google ScholarCross Ref
- F. El-Mamouni et al., "Laser-and heavy ion-induced charge collection in bulk finfets," T-NS, vol. 58, no. 6, pp. 2563--2569, 2011.Google Scholar
- B. D. Sierawski et al., "Impact of low-energy proton induced upsets on test methods and rate predictions," T-NS, vol. 56, no. 6, pp. 3085--3092, 2009.Google Scholar
- D. F. Heidel et al., "Low energy proton single-event-upset test results on 65 nm soi sram," T-NS, vol. 55, no. 6, pp. 3394--3400, 2008.Google Scholar
- K. P. Rodbell et al., "Low-energy proton-induced single-event-upsets in 65 nm node, silicon-on-insulator, latches and memory cells," T-NS, vol. 54, no. 6, pp. 2474--2479, 2007.Google ScholarCross Ref
- C. Hagmann, D. Lange, and D. Wright, "Monte carlo simulation of proton-induced cosmic-ray cascades in the atmosphere," Lawrence Livermore National Laboratory, 2007.Google Scholar
- G. A. Sai-Halasz, M. R. Wordeman, and R. H. Dennard, "Alpha-particle-induced soft error rate in vlsi circuits," T-ED, vol. 29, no. 4, pp. 725--731, 1982.Google Scholar
- R. C. Baumann, "Radiation-induced soft errors in advanced semiconductor technologies," Device and Materials Reliability, IEEE Transactions on, vol. 5, no. 3, pp. 305--316, 2005.Google ScholarCross Ref
- S. Agostinelli et al., "Geant4- a simulation toolkit," Nuclear instruments and methods in physics research section A: Accelerators, Spectrometers, Detectors and Associated Equipment, vol. 506, no. 3, pp. 250--303, 2003.Google Scholar
- J. Allison et al., "Geant4 developments and applications," T-NS, vol. 53, no. 1, pp. 270--278, 2006.Google ScholarCross Ref
- X. Wang et al., "Statistical variability and reliability and the impact on corresponding 6t-sram cell design for a 14-nm node soi finfet technology," IEEE Design and Test, vol. PP, no. 99, 2013.Google Scholar
- "Predictive Technology Model," http://ptm.asu.edu/.Google Scholar
Recommendations
Independently-controlled-gate FinFET schmitt trigger sub-threshold SRAMs
In this work, we propose three novel independently-controlled-gate Schmitt Trigger (IG_ST) FinFET SRAM cells for sub-threshold operation. The proposed IG_ST 8 T SRAM cells utilize split-gate FinFET devices with the front-gate devices serving as the ...
FinFET based SRAMs in Sub-10nm domain
AbstractAn exponential rise in transistor count, have increased the power consumption of the modern digital system. Moreover, at lower technology node, the performance of conventional CMOS designs degrades because of the short channel effects (...
Comparative analysis of the quantum FinFET and trigate FinFET based on modeling and simulation
A comparative analysis of the trigate fin-shaped field-effect transistor (FinFET) and quantum FinFET (QFinFET) is carried out by using density gradient quantization models in the Synopsys three-dimensional (3-D) technology computer-aided design (TCAD) ...
Comments