skip to main content
10.1145/2593069.2593196acmotherconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
research-article

Radiation-Induced Soft Error Analysis of SRAMs in SOI FinFET Technology: A Device to Circuit Approach

Authors Info & Claims
Published:01 June 2014Publication History

ABSTRACT

This paper presents a comprehensive analysis of radiation-induced soft errors of SRAMs designed in SOI FinFET technology. For this purpose, we propose a cross layer approach starting from a 3D simulation of particle interactions in FinFET structures up to circuit level analysis by considering the layout of the memory array. This approach enables us to consider the effect of different factors such as supply voltage and process variation on Soft Error Rate (SER) of FinFET SRAM memory arrays. Our analysis shows that proton-induced soft errors are becoming important and comparable to the SER induced by alpha-particles especially for low supply voltages (low power applications). Moreover, we observe that the ratio of Multiple Bit Upset (MBU) to Single Event Upset (SEU) for alpha-particle radiation is much higher than that of proton.

References

  1. "International Technology Roadmap for Semiconductors," http://www.itrs.net/home.html, 2012.Google ScholarGoogle Scholar
  2. T. Chiarella et al., "Benchmarking soi and bulk finfet alternatives for planar cmos scaling succession," Solid-State Electronics, vol. 54, no. 9, pp. 855--860, 2010.Google ScholarGoogle ScholarCross RefCross Ref
  3. J.-P. Colinge, FinFETs and other multi-gate transistors. Springer, 2008. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. C. Ma et al., "A unified finfet reliability model including high k gate stack dynamic threshold voltage, hot carrier injection, and negative bias temperature instability," in ISQED, 2009.Google ScholarGoogle Scholar
  5. C. Manoj et al., "Device design and optimization considerations for bulk finfets," T-ED, vol. 55, no. 2, pp. 609--615, 2008.Google ScholarGoogle ScholarCross RefCross Ref
  6. B. Yu et al., "Finfet scaling to 10 nm gate length," in IEDM, 2002, pp. 251--254.Google ScholarGoogle Scholar
  7. A. Bansal, S. Mukhopadhyay, and K. Roy, "Device-optimization technique for robust and low-power finfet sram design in nanoscale era," T-ED, vol. 54, no. 6, pp. 1409--1419, 2007.Google ScholarGoogle ScholarCross RefCross Ref
  8. T. Chiarella et al., "Migrating from planar to finfet for further cmos scaling: Soi or bulk?" in ESSCIRC, 2009, pp. 84--87.Google ScholarGoogle Scholar
  9. K. Castellani-Couli et al., "Analysis of 45-nm multi-gate transistors behavior under heavy ion irradiation by 3-d device simulation," T-NS, vol. 53, no. 6, pp. 3265--3270, 2006.Google ScholarGoogle Scholar
  10. M. Turowski, A. Raman, and W. Xiong, "Accurate modeling of soi multi-gate fets and their transient response to radiation," in ULIS, 2012, pp. 137--140.Google ScholarGoogle Scholar
  11. D. Ball et al., "Comparing single event upset sensitivity of bulk vs. soi based finfet sram cells using tcad simulations," in SOI Conference, 2010, pp. 1--2.Google ScholarGoogle Scholar
  12. Y.-P. Fang and A. S. Oates, "Neutron-induced charge collection simulation of bulk finfet srams compared with conventional planar srams," T-DMR, vol. 11, no. 4, pp. 551--554, 2011.Google ScholarGoogle Scholar
  13. L. Artola, G. Hubert, and R. Schrimpf, "Modeling of radiation-induced single event transients in soi finfets," in IRPS, 2013, pp. SE--1.Google ScholarGoogle Scholar
  14. F. Wang et al., "Dependability analysis of nano-scale finfet circuits," in Emerging VLSI Technologies and Architectures, 2006, pp. 6--pp. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. H. Liu et al., "Technology assessment of si and iii-v finfets and iii-v tunnel fets from soft error rate perspective," in IEDM, 2012, pp. 25--5.Google ScholarGoogle Scholar
  16. V. Ramakrishnan and R. Srinivasan, "Soft error study in double gated finfet-based sram cells with simultaneous and independent driven gates," Microelectronics Journal, vol. 43, no. 11, pp. 888--893, 2012. Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. R. C. Baumann, "Soft errors in advanced semiconductor devices-part i: the three radiation sources," T-DMR, vol. 1, no. 1, pp. 17--22, 2001.Google ScholarGoogle Scholar
  18. N. Seifert et al., "Soft error susceptibilities of 22 nm tri-gate devices," Nuclear Science, IEEE Transactions on, vol. 59, no. 6, pp. 2666--2673, 2012.Google ScholarGoogle ScholarCross RefCross Ref
  19. F. El-Mamouni et al., "Laser-and heavy ion-induced charge collection in bulk finfets," T-NS, vol. 58, no. 6, pp. 2563--2569, 2011.Google ScholarGoogle Scholar
  20. B. D. Sierawski et al., "Impact of low-energy proton induced upsets on test methods and rate predictions," T-NS, vol. 56, no. 6, pp. 3085--3092, 2009.Google ScholarGoogle Scholar
  21. D. F. Heidel et al., "Low energy proton single-event-upset test results on 65 nm soi sram," T-NS, vol. 55, no. 6, pp. 3394--3400, 2008.Google ScholarGoogle Scholar
  22. K. P. Rodbell et al., "Low-energy proton-induced single-event-upsets in 65 nm node, silicon-on-insulator, latches and memory cells," T-NS, vol. 54, no. 6, pp. 2474--2479, 2007.Google ScholarGoogle ScholarCross RefCross Ref
  23. C. Hagmann, D. Lange, and D. Wright, "Monte carlo simulation of proton-induced cosmic-ray cascades in the atmosphere," Lawrence Livermore National Laboratory, 2007.Google ScholarGoogle Scholar
  24. G. A. Sai-Halasz, M. R. Wordeman, and R. H. Dennard, "Alpha-particle-induced soft error rate in vlsi circuits," T-ED, vol. 29, no. 4, pp. 725--731, 1982.Google ScholarGoogle Scholar
  25. R. C. Baumann, "Radiation-induced soft errors in advanced semiconductor technologies," Device and Materials Reliability, IEEE Transactions on, vol. 5, no. 3, pp. 305--316, 2005.Google ScholarGoogle ScholarCross RefCross Ref
  26. S. Agostinelli et al., "Geant4- a simulation toolkit," Nuclear instruments and methods in physics research section A: Accelerators, Spectrometers, Detectors and Associated Equipment, vol. 506, no. 3, pp. 250--303, 2003.Google ScholarGoogle Scholar
  27. J. Allison et al., "Geant4 developments and applications," T-NS, vol. 53, no. 1, pp. 270--278, 2006.Google ScholarGoogle ScholarCross RefCross Ref
  28. X. Wang et al., "Statistical variability and reliability and the impact on corresponding 6t-sram cell design for a 14-nm node soi finfet technology," IEEE Design and Test, vol. PP, no. 99, 2013.Google ScholarGoogle Scholar
  29. "Predictive Technology Model," http://ptm.asu.edu/.Google ScholarGoogle Scholar

Recommendations

Comments

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Sign in
  • Published in

    cover image ACM Other conferences
    DAC '14: Proceedings of the 51st Annual Design Automation Conference
    June 2014
    1249 pages
    ISBN:9781450327305
    DOI:10.1145/2593069

    Copyright © 2014 ACM

    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    • Published: 1 June 2014

    Permissions

    Request permissions about this article.

    Request Permissions

    Check for updates

    Qualifiers

    • research-article
    • Research
    • Refereed limited

    Acceptance Rates

    Overall Acceptance Rate1,770of5,499submissions,32%

PDF Format

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader