V. L. Souza
ABSTRACT
This paper presents a new technology mapper, MogaMap. The mapper is based on a hybrid approach that uses evolutionary algorithm associated with specific heuristics of the problem in order to find better trade-off results among area, performance and power consumption. Besides that, we present DynPack, a multi-objective clustering tool based on net connections and cluster dynamic status. MogaMap and DynPack have been integrated into VTR and, the pos-route analysis shows that, on average, our technique is able to reduce the number of complex block logics by 8%, the critical path delay by 16% and the power consumption by 15% when compared to state-of-the- art.
- A. Marquardt, V. Betz, and J. Rose, "Using cluster-based logic blocks and timing-driven packing to improve FPGA speed and density," in Proc. Int. Symp. FPGAs, pp. 37--46, 1999. Google Scholar
Digital Library
- D. Chen, J. Cong, C. Dong, L. He, F. Li, and C. C. Peng, "Technology mapping and clustering for FPGA architectures with dual supply voltages," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 29, no. 11, pp. 1709--1722, 2010. Google ScholarDigital Library
- I. I. Bucur, C. Stefanescu, A. Surpateanu, and N. Cupcea, "Power consideration in mapping LUT based FPGA circuits," in Intelligent Computer Communication and Processing, 2009. ICCP 2009. IEEE 5th International Conference on, 2009, pp. 369--372.Google Scholar
- J. Goeders and S. Wilton, "VersaPower: Power estimation for diverse FPGA architectures," Field-Programmable Technology (FPT), 2012 International Conference on, pp. 229--234, 2012.Google Scholar
- J. Luu, J. H. Anderson, and J. S. Rose, "Architecture description and packing for logic blocks with hierarchy, modes and complex interconnect," Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays - FPGA '11, p. 227, 2011. Google ScholarDigital Library
- J. Rose, J. Luu, C.W. Yu, O. Densmore, J. Goeders, A. Somerville, K. B. Kent, P. Jamieson, and J. Anderson, "The VTR Project: Architecture and CAD for FPGAs from Verilog to Routing," Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays (FPGA '12), pp. 77--86, 2012. Google ScholarDigital Library
- K. Deb, A. Pratap, S. Agarwal and T. Meyarivan, "A fast elitist non-dominated sorting genetic algorithm for multi-objective optimization: NSGA-II," Evolucionary Computation, IEEE Transictions on, vol 6, issue 2, pp. 182--197, August 2002. Google ScholarDigital Library
- Liu, H. and Akoglu, A. Timing-driven nonuniform depopulation-based clustering. Int. J. Reconfig. Comput. 2010, Article 3 (Jan. 2010), 1--11. Google ScholarDigital Library
- R. Marculescu, D. Marculescu, and M. Pedram, "Switching activity analysis considering spatiotemporal correlations," Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design (ICCAD '94), pp. 294--299, 1994. Google ScholarDigital Library
- S. Jang, K. Chung, A. Mishchenko, and R. Brayton, "A power optimization toolbox for logic synthesis and mapping," Proc. IWLS'09, pp. 1--8, 2009.Google Scholar
- S. Jang, B. Chan, K. Chung, and A. Mishchenko. "Wiremap: FPGA technology mapping for improved routability and enhanced LUT merging," ACM Trans. on Reconfig. Tech. and Systems, vol. 2, pp. 1--24, 2009. Google ScholarDigital Library
- S. Rajavel and A. Akoglu, "MO-Pack: Many-objective clustering for FPGA CAD," Proceedings of the 48th Design Automation Conference (DAC) pp. 818--823, 2011. Google ScholarDigital Library
- V. Manohara-rajah, S. D. Brown, and Z. G. Vranesic, "Heuristics for area minimization in LUT-based FPGA technology mapping," Proc. IWLS '04, pp. 14--21Google Scholar
- Yu-Yi Liang, Tien-Yu Kuo, Shao-Huan Wang, and Wai-Kei Mak, "ALMmap: Technology Mapping for FPGAs With Adaptive Logic Modules," IEEE Trans. on CAD of Integrated Circuits and Systems, vol. 31, no. 7, pp. 1134--1139, 2012 Google ScholarDigital Library
Index Terms
- MogaMap and DynPack: Multi-Objective Mapping and Packing Algorithms for Optimization of Area, Performance and Power Consumption in FPGAs
Recommendations
Power-aware FPGA technology mapping for programmable-VT architectures (abstract only)
FPGA '12: Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate ArraysIn this paper, we present a framework for leakage power reduction in FPGAs with programmable-VT architectures, with focus on dual-VT technology mapping. The use of Reverse Back Bias (RBB) circuit techniques is recognized as one of the possible ...
Power minimization algorithms for LUT-based FPGA technology mapping
We study the technology mapping problem for LUT-based FPGAs targeting at power minimization. The problem has been proved to be NP-hard previously. Therefore, we present an efficient heuristic algorithm to generate low-power mapping solutions. The key ...
Minimizing the dynamic and sub-threshold leakage power consumption using least leakage vector-assisted technology mapping
Power consumption due to the temperature-dependent leakage current becomes a dominant part of the total power dissipation in systems using nanometer-scale process technology. To obtain the minimum power consumption for different operating conditions, ...
Comments