Valerio Tenace
ABSTRACT
Electrostatically controlled graphene P-N junctions are devices built on a single layer graphene sheet that can be turned-ON/OFF via external potential difference. Their electrical behavior resembles a CMOS transmission gate with an embedded XNOR Boolean functionality. Recent works presented an efficient design style, the Pass-XNOR logic (PXL), which allows the implementation of adiabatic logic circuits with ultra low-power features.
In this work we introduce Gemini, a one-pass logic synthesis methodology for PXL circuits. It consists of a dedicated XNOR-expansion algorithm that combines logic optimization and technology mapping in a single step carried out through a common data structure, the Pass Diagram. Experimental results demonstrate (i) the superior of PXL circuits in terms of area and performance w.r.t. graphene circuits based on P-N junctions obtained using a CMOS-like synthesis/mapping methodology, and (ii) the power consumption in PXL circuits is governed by the adiabatic-charging principle which guarantees large power/energy savings w.r.t. non-adiabatic counterparts.
- K. S. Novoselov et al., "Two-dimensional atomic crystals," in National Academy of Sciences of The United States of America, 2005, pp. 10 451--10 453.Google Scholar
- A. K. Geim and K. S. Novoselov, "The rise of graphene," Nature Materials, vol. 6, no. 6, pp. 183--191, 2007.Google ScholarCross Ref
- Y.-M. Lin et al., "100-GHz Transistors from Wafer-Scale Epitaxial Graphene," Science, vol. 327, no. 5966, p. 662, 2010.Google ScholarCross Ref
- H. Yang et al., "Graphene Barristor, a Triode Device with a Gate-Controlled Schottky Barrier," Science, vol. 336, no. 6085, pp. 1140--1143, 2012.Google ScholarCross Ref
- T. Palacios, "Graphene electronics: Thinking outside the silicon box," Nature Nanotechnology, vol. 6, no. 8, pp. 464--465, 2011.Google ScholarCross Ref
- C. H. Ahn et al., "Electrostatic modification of novel materials," Rev. Mod. Phys., vol. 78, pp. 1185--1212, Nov 2006.Google ScholarCross Ref
- V. V. Cheianov et al., "The Focusing of Electron Flow and a Veselago Lens in Graphene p-n Junctions," Science, vol. 315, no. 5816, pp. 1252--1255, 2007.Google ScholarCross Ref
- V. Tenace et al., "Pass-XNOR Logic: A new Logic Style for PN-Junction based Graphene Circuits," in DATE'14, 2014, pp. 1--4. Google ScholarDigital Library
- V. Tenace et al., "Quantifying the figures of merit of graphene-based adiabatic Pass-XNOR Logic (PXL) circuits," in PRIME'14, 2014, pp. 1--4.Google Scholar
- V. V. Cheianov and V. I. Fal'ko, "Selective transmission of Dirac electrons and ballistic magnetoresistance of n-p junctions in graphene," Phys. Rev. B, vol. 74, p. 041403, Jul 2006.Google ScholarCross Ref
- S. Tanachutiwat et al., "Reconfigurable Multi-Function Logic Based on Graphene P-N Junctions," in DAC, 2010, pp. 883--888. Google ScholarDigital Library
- S. Miryala et al., "Ultra Low-Power Computation via Graphene-Based Adiabatic Logic Gates," in DSD, 2014, pp. 365--371. Google ScholarDigital Library
- S. Miryala, A. Calimera, E. Macii, and M. Poncino, "Power modeling and characterization of graphene-based logic gates," in PATMOS, 2013, pp. 223--226.Google Scholar
- L. Amarú et al., "Biconditional BDD: a novel canonical BDD for logic synthesis targeting XOR-rich circuits," in DATE'13, 2013, pp. 1014--1017. Google ScholarDigital Library
- A. Bernasconi et al., "On decomposing Boolean functions via extended cofactoring," in DATE, 2009, pp. 1464--1469. Google ScholarDigital Library
- S. Miryala et al., "Exploration of different implementation styles for graphene-based reconfigurable gates," in ICICDT'13, 2013, pp. 21--24.Google Scholar
- J. U. L. Y. Sung, "The ultimate switch," IEEE Spectrum, 2012.Google Scholar
- S. Miryala et al., "Delay Model for Reconfigurable Logic Gates Based on Graphene PN-junctions," in GLSVLSI'13, 2013, pp. 227--232. Google ScholarDigital Library
- B. L. Synthesis and V. Group, "ABC: A System for Sequential Synthesis and Verification," http://www.eecs.berkeley.edu/~alanmi/abc/, 2014.Google Scholar
- L. Amarú et al., "An Efficient Manipulation Package for Biconditional Binary Decision Diagrams," in DATE'14, 2014, pp. 296:1--296:6. Google ScholarDigital Library
- S. Miryala et al., "A Verilog-A Model for Reconfigurable Logic Gates Based on Graphene pn-Junctions," in DATE'13, 2013, pp. 877--880. Google ScholarDigital Library
Index Terms
- One-pass logic synthesis for graphene-based Pass-XNOR logic circuits
Recommendations
Logic synthesis for large pass transistor circuits
ICCAD '97: Proceedings of the 1997 IEEE/ACM international conference on Computer-aided designPass transistor logic (PTL) can be a promising alternative to static CMOS for deep sub-micron design. In this work, we motivate the need for CAD algorithms for PTL circuit design and propose decomposed BDDs as a suitable logic level representation for ...
Pass-XNOR logic: a new logic style for P-N junction based graphene circuits
DATE '14: Proceedings of the conference on Design, Automation & Test in EuropeIn this work we introduce a new logic style for p-n junctions based digital graphene circuits: the pass-XNOR logic style. The latter enables the realization of compact, energy efficient circuits that better exploit the characteristics of graphene. We ...
Dual-threshold pass-transistor logic design
GLSVLSI '09: Proceedings of the 19th ACM Great Lakes symposium on VLSIThis paper introduces pass-transistor logic design with dual-threshold voltages. A set of single-rail, fully restored, pass-transistor gates are presented. Logic transistors are implemented with low threshold voltages and signal restoration transistors ...
Comments