Irith Pomeranz
Abstract
Multicycle tests support test compaction by allowing each test to detect more target faults. The ability of multicycle broadside tests to provide test compaction depends on the ability of primary input sequences to take the circuit between pairs of states that are useful for detecting target faults. This ability can be enhanced by adding design-for-testability (DFT) logic that allows states to be complemented. This article describes a test compaction procedure that uses such DFT logic to form a compact multicycle broadside test set for transition faults where the tests use constant primary input vectors. The use of complemented states also allows the procedure to increase the transition fault coverage beyond the transition fault coverage of a broadside test set. The procedure has the option of increasing the switching activity of the tests gradually in order to explore the tradeoff between the number of tests, the fault coverage, and the switching activity.
- G. Bhargava, D. Meehl, and J. Sage. 2007. Achieving serendipitous N-detect mark-offs in multi-capture-clock scan patterns. In Proceedings of the IEEE International Test Conference. IEEE, Paper 30.2.Google Scholar
- Z. Chen and D. Xiang. 2010. Low-capture-power at-speed testing using partial launch-on-capture test scheme. In Proceedings of the IEEE VLSI Test Symposium. IEEE, 141--146.Google Scholar
- K.-T. Cheng, S. Devadas and K. Keutzer. 1991. A partial enhanced-scan approach to robust delay-fault test generation for sequential circuits. In Proceedings of the IEEE International Test Conference. IEEE, 403--410. Google ScholarDigital Library
- N. Devtaprasanna, A. Gunda, P. Krishnamurthy, S. M. Reddy, and I. Pomeranz. 2005. Methods for improving transition delay fault test coverage using broadside tests. In Proceedings of the IEEE International Test Conference. IEEE, 256--265.Google Scholar
- H. F. Ko and N. Nicolici. 2008. A novel automated scan chain division method for shift and capture power reduction in broadside at-speed test. In Proceedings of the International Symposium on Quality Electronic Design. IEEE, 649--654. Google ScholarDigital Library
- S. Y. Lee and K. K. Saluja. 1995. Test application time reduction for sequential circuits with scan. IEEE Trans. Comput.-Aid. Des. 1128--1140. Google ScholarDigital Library
- X. Lin and R. Thompson. 2003. Test generation for designs with multiple clocks. In Proceedings of the 40th Annual Design Automation Conference. ACM/IEEE, 662--667. Google ScholarDigital Library
- W. Mao and M. D. Ciletti. 1990. Arrangement of latches in scan-path design to improve delay fault coverage. In Proceedings of the IEEE International Test Conference. IEEE, 387--393.Google Scholar
- E. K. Moghaddam, J. Rajski, S. M. Reddy, and M. Kassab. 2010. At-speed scan test with low switching activity. In Proceedings of the IEEE VLSI Test Symposium. IEEE, 177--182.Google Scholar
- I. Park and E. J. McCluskey. 2008. Launch-on-shift-capture transition tests. In Proceedings of the IEEE International Test Conference. IEEE, 1--9.Google Scholar
- I. Pomeranz. 2011. Generation of multi-cycle broadside tests. IEEE Trans. Comput.-Aid. Des. 1253--1257. Google ScholarDigital Library
- I. Pomeranz. 2012. Multi-cycle tests with constant primary input vectors for increased fault coverage. IEEE Trans. Comput.-Aid. Des. 1428--1438. Google ScholarDigital Library
- I. Pomeranz. 2014. Design-for-testability for multi-cycle broadside tests by holding of state variables. ACM Trans. Des. Autom. Electron. Syst. 19, 2, 19:1--19:20. Google ScholarDigital Library
- I. Pomeranz. 2015. A multi-cycle test set based on a two-cycle test set with constant primary input vectors. IEEE Trans. Comput.-Aid. Des.Google ScholarCross Ref
- I. Pomeranz and S. M. Reddy. 1998. Static test compaction for scan-based designs to reduce test application time. In Proceedings of the Asian Test Symposium. IEEE, 198--203. Google ScholarDigital Library
- I. Pomeranz and S. M. Reddy. 1999. On achieving complete coverage of delay faults in full scan circuits using locally available lines. In Proceedings of the International Test Conference. IEEE, 923--931. Google ScholarDigital Library
- I. Pomeranz and S. M. Reddy. 2006. Generation of functional broadside tests for transition faults. IEEE Trans. Comput.-Aid. Des. IEEE, 2207--2218. Google ScholarDigital Library
- I. Pomeranz and S. M. Reddy. 2010. Forming multi-cycle tests for delay faults by concatenating broadside tests. In Proceedings of the IEEE VLSI Test Symposium. IEEE, 51--56.Google Scholar
- J. Rearick. 2001. Too much delay fault coverage is a bad thing. In Proceedings of the International Test Conference. IEEE, 624--633. Google ScholarDigital Library
- J. Savir and R. Berry. 1991. At-speed test is not necessarily an AC test. In Proceedings of the International Test Conference. IEEE, 722--728. Google ScholarDigital Library
- R. C. Takumalla and P. R. Menon. 1997. Synthesis of delay verifiable sequential circuits using partial enhanced scan. In Proceedings of the International Conference on Computer Design. IEEE, 648--653. Google ScholarDigital Library
- N. A. Touba and E. J. McCluskey. 1996. Applying two-pattern tests using scan-mapping. In Proceedings of the IEEE VLSI Test Symposium. IEEE, 393--397. Google ScholarDigital Library
- S. Wang, X. Liu, and S. T. Chakradhar. 2004. Hybrid delay scan: A low hardware overhead scan based delay test technique for high fault coverage and compact test sets. In Proceedings of the Design, Automation and Test in Europe Conference. IEEE, 1296--1301. Google ScholarDigital Library
- S. Wang and W. Wenlong. 2008. Low overhead partial enhanced scan technique for compact and high fault coverage transition delay test patterns. In Proceedings of the European Test Symposium. IEEE, 125--130. Google ScholarDigital Library
- G. Xu and A. D. Singh. 2007. Flip-flop selection to maximize TDF coverage with partial enhanced scan. In Proceedings of the Asian Test Symposium. IEEE, 335--340. Google ScholarDigital Library
Index Terms
- Enhanced Test Compaction for Multicycle Broadside Tests by Using State Complementation
Recommendations
Target Faults for Test Compaction Based on Multicycle Tests
The use of multicycle tests, with several functional capture cycles between scan operations, contributes significantly to the ability to compact a test set. Multicycle tests have the added benefit that they can contribute to the detection of defects ...
Covering Test Holes of Functional Broadside Tests
Functional broadside tests were developed to avoid overtesting of delay faults. The tests achieve this goal by creating functional operation conditions during their functional capture cycles. To increase the achievable fault coverage, close-to-...
On Transition Fault Diagnosis Using Multicycle At-Speed Broadside Tests
ETS '11: Proceedings of the 2011 Sixteenth IEEE European Test SymposiumThis paper studies issues related to transition fault diagnosis using multicycle broadside tests that are applied at-speed. Two transition fault models were proposed earlier for at-speed simulation, referred to as d-faults and x-faults. Both fault ...
Comments