Ricardo A. Guazzelli
Fernando G. Moraes
Ney L. V. Calazans
ABSTRACT
Despite their substantial power savings, voltage scaling design increases the concern about sensitivity to manufacturing process and operating conditions variations. These can induce significant delay changes in fabricated circuits. An elegant approach to cope with these issues is to employ quasi delay-insensitive asynchronous design styles, which allow relaxing timing assumptions, enabling simpler timing closure when compared to clocked solutions. This work explores the effects of supply voltage scaling on a specific class of quasi-delay-insensitive circuits called spatially distributed dual spacer null convention logic (SDDS-NCL). It first analyzes basic SDDS-NCL gates from a 65 nm cell library. The analysis explores the effects of supply voltage scaling on isolated cells, encompassing static power, energy and delay trade-offs. Next, it shows the results of a similar analysis applied to a 324-cell case study circuit. Results indicate that the evaluated class of circuits can significantly benefit from sub- and near-threshold operation to trade off energy efficiency and performance.
- P. Beerel et al., A Designer's Guide to Asynchronous VLSI. Cambridge University Press, 2010. Google Scholar
Digital Library
- C.-I. Ieong et al., "Standard cell library design with voltage scaling and transistor sizing for ultra-low-power biomedical applications," in EDSSC, 2013, pp. 1--2.Google Scholar
- I. J. Chang et al., "Exploring asynchronous design techniques for process-tolerant and energy-efficient subthreshold operation," IEEE JSSC, vol. 45, no. 2, pp. 401--410, Feb 2010.Google ScholarCross Ref
- J. Kwong and A. Chandrakasan, "Variation-driven device sizing for minimum energy sub-threshold circuits," in ISLPED, 2006, pp. 8--13. Google ScholarDigital Library
- A. Martin and M. Nystrom, "Asynchronous techniques for system-on-chip design," Proc. of the IEEE, vol. 94, no. 6, pp. 1089--1120, 2006.Google ScholarCross Ref
- K. Fant and S. Brandt, "NULL Convention Logic™: a complete and consistent logic for asynchronous digital circuit synthesis," in ASAP, 1996, pp. 261--273. Google ScholarDigital Library
- F. Parsan et al., "Gate Mapping Automation for Asynchronous NULL Convention Logic Circuits," IEEE TVLSI, vol. 22, no. 1, pp. 99--112, 2013. Google ScholarDigital Library
- J. Cheoljoo and S. Nowick, "Technology mapping and cell merger for asynchronous threshold networks," IEEE TCAD, vol. 27, no. 4, pp. 659--672, 2008. Google ScholarDigital Library
- F. Parsan and S. Smith, "CMOS implementation comparison of NCL gates," in MWSCAS, 2012, pp. 394--397.Google Scholar
- M. Moreira et al., "NCL+: Return-to-One Null Convention Logic," in MWSCAS, 2013, pp. 836--839.Google Scholar
- M. Moreira et al., "Spatially Distributed Dual-Spacer Null Convention Logic Design," JoLPE, vol. 10, no. 3, pp. 313--320, 2014.Google Scholar
- M. Moreira et al., "Semi-custom NCL Design with Commercial EDA Frameworks: Is it Possible?" in ASYNC, May 2014, pp. 53--60. Google ScholarDigital Library
- R. Jorgenson et al., "Ultralow-power operation in subthreshold regimes applying clockless logic," Proc. of the IEEE, vol. 98, no. 2, pp. 299--314, Feb 2010.Google ScholarCross Ref
- M. Moreira et al., "A 65nm standard cell set and flow dedicated to automated asynchronous circuits design," in SoCC, 2011, pp. 99--103.Google Scholar
- L. Zhou et al., "Bit-Wise MTNCL: An ultra-low power bit-wise pipelined asynchronous circuit design methodology," in MWSCAS, Aug 2010, pp. 217--220.Google Scholar
- X. Guan et al., "Performance Analysis of Low Power Null Convention Logic Units with Power Cutoff," in APWCS, April 2010, pp. 55--58. Google ScholarDigital Library
- J. Wu and M. Choi, "Latency & Area Measurement and Optimization of Asynchronous Nanowire Crossbar System," in I2MTC, May 2010, pp. 1596--1601.Google Scholar
- Y. Yang et al., "A high-speed asynchronous array multiplier based on multi-threshold semi-static NULL convention logic pipeline," in ASICON, 2011, pp. 633--636.Google Scholar
- F. Lodhi et al., "Modified null convention logic pipeline to detect soft errors in both null and data phases," in MWSCAS, 2012, pp. 402--405.Google Scholar
- M. Moreira et al., "Return-to-One Protocol for Reducing Static Power in QDI Circuits Employing m-of-n Codes," in SBCCI, 2012.Google Scholar
- M. Moreira et al., "Lichen: Automated electrical characterization of asynchronous standard cell libraries," in DSD, 2013, pp. 933--940. Google ScholarDigital Library
Index Terms
- SDDS-NCL Design: Analysis of Supply Voltage Scaling
Recommendations
A minimum total power methodology for projecting limits on CMOS GSI
Special section on low-power electronics and designA circuit design methodology minimizing total power drain of a static complementary metal-oxide-semiconductor (CMOS) random logic network for a prescribed performance, operating temperature range, and short channel threshold voltage rolloff is ...
Reducing Transistor Variability for High Performance Low Power Chips
CMOS integrated-circuit supply-voltage reduction has plateaued in recent years as increased transistor variability has limited transistor-threshold voltage scaling. The deeply depleted channel transistor, implemented on bulk CMOS, provides a low-cost ...
A reduced voltage swing circuit using a single supply to enable lower voltage operation for SRAM-based memory
This paper presents a new read and write assist technique to enable lower voltage operation for Static Random Access Memory (SRAM). The ability to scale the operating voltage with frequency of the chip has big impact on power consumption (P@av^2). The ...
Comments