Ali Eslami
ABSTRACT
We integrate coding techniques and layout design to eliminate write-disturb in phase change memories (PCMs), while enhancing lifetime and host-visible capacity. We first propose a checkerboard configuration for cell layout to eliminate write-disturb while doubling the memory lifetime. We then introduce two methods to jointly design Write-Once-Memory (WOM) codes and layout. The first WOM-layout design improves the lifetime by more than double without compromising the host-visible capacity. The second design applies WOM codes to even more dense layouts to achieve both lifetime and capacity gains. The constructions demonstrate that substantial improvements to lifetime and host-visible capacity are possible by co-designing coding and cell layout in PCM.
- S. Lai, "Current status of the phase change memory and its future," IEEE International Electron Devices Meeting, IEDM'03 Technical Digest., pp. 10--1, 2003.Google Scholar
- A. Lacaita, "Physics and performance of phase change memories," in Proc. SISPAD Int. Conf, 2005, pp. 267--270.Google Scholar
- M. H. Kryder and C. S. Kim, "After hard drives-what comes next?" IEEE Trans. Magn., vol. 45, no. 10, pp. 3406--3413, 2009.Google ScholarCross Ref
- U. Russo, D. Ielmini, A. Redaelli, and A. L. Lacaita, "Modeling of programming and read performance in phase-change memories--part i: Cell optimization and scaling," IEEE Transactions on Electron Devices, vol. 55, no. 2, pp. 506--514, Feb. 2008.Google ScholarCross Ref
- S. Kim, B. Lee, M. Asheghi, G. Hurkx, J. Reifenberg, K. Goodson, and H.-S. Wong, "Thermal disturbance and its impact on reliability of phase-change memory studied by the micro-thermal stage," in IEEE International Reliability Physics Symposium (IRPS), 2010, pp. 99--103.Google Scholar
- A. Pirovano, A. Lacaita, A. Benvenuti, F. Pellizzer, S. Hudgens, and R. Bez, "Scaling analysis of phase-change memory technology," IEEE International Electron Devices Meeting, IEDM'03 Technical Digest., pp. 29--6, 2003.Google Scholar
- M. Qin, E. Yaakobi, and P. H. Siegel, "Time-space constrained codes for phase-change memories," IEEE Transactions on Information Theory, vol. 59, no. 8, pp. 5102--5114, August 2013. Google ScholarDigital Library
- A. Jiang, J. Bruck, and H. Li, "Constrained codes for phase-change memories," in IEEE Information Theory Workshop (ITW), 2010, pp. 1--5.Google Scholar
- L. Jiang, Y. Zhang, and J. Yang, "Mitigating write disturbance in super-dense phase change memories," in 44th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), 2014, pp. 216--227. Google ScholarDigital Library
- K. Cai, "Vertical constrained coding for phase-change memory with thermal crosstalk," in International Conference on Computing, Networking and Communications (ICNC), 2014, pp. 312--316.Google Scholar
- U. Russo, D. Ielmini, A. Redaelli, and A. L. Lacaita, "Modeling of programming and read performance in phase-change memories--part ii: Program disturb and mixed-scaling approach," IEEE Transactions on Electron Devices, vol. 55, no. 2, pp. 515--522, Feb. 2008.Google ScholarCross Ref
- R. L. Rivest and A. Shamir, "How to reuse a" write-once" memory," Information and Control, vol. 55, no. 1--3, pp. 1--19, December 1982.Google Scholar
- E. Yaakobi, S. Kayser, P. H. Siegel, A. Vardy, and J. K. Wolf, "Codes for write-once memories," IEEE Transactions on Information Theory, vol. 58, no. 9, pp. 5985--5999, 2012. Google ScholarDigital Library
- L. M. Grupp, A. M. Caulfield, J. Coburn, S. Swanson, E. Yaakobi, P. H. Siegel, and J. K. Wolf, "Characterizing flash memory: anomalies, observations, and applications," in 42nd Annual IEEE/ACM International Symposium on Micro-architecture, MICRO-42, 2009, pp. 24--33. Google ScholarDigital Library
- L.-P. Chang, "On efficient wear leveling for large-scale flash-memory storage systems," in Proceedings of the ACM symposium on Applied computing, 2007, pp. 1126--1130. Google ScholarDigital Library
Index Terms
- Writing without Disturb on Phase Change Memories by Integrating Coding and Layout Design
Recommendations
A durable and energy efficient main memory using phase change memory technology
ISCA '09: Proceedings of the 36th annual international symposium on Computer architectureUsing nonvolatile memories in memory hierarchy has been investigated to reduce its energy consumption because nonvolatile memories consume zero leakage power in memory cells. One of the difficulties is, however, that the endurance of most nonvolatile ...
Phase-change memory: An architectural perspective
This article surveys the current state of phase-change memory (PCM) as a nonvolatile memory technology set to replace flash and DRAM in modern computerized systems. It has been researched and developed in the last decade, with researchers providing ...
Architecting phase change memory as a scalable dram alternative
Memory scaling is in jeopardy as charge storage and sensing mechanisms become less reliable for prevalent memory technologies, such as DRAM. In contrast, phase change memory (PCM) storage relies on scalable current and thermal mechanisms. To exploit PCM'...
Comments