ABSTRACT
State-of-the-art FPGA design has become a very complex process primarily due to the aggressive timing requirements of the designs. Designers spend significant amount of time and effort trying to close the timing on their latest designs. In that timing closure methodology, Physical Synthesis plays a key role to boost the design performance. In traditional approaches, user performs placement followed by physical synthesis. As the design complexity increases, physical synthesis cannot perform all the optimization steps due to the physical constraints imposed by the placement operation.
In this work, we propose an interactive methodology to perform physical synthesis in the pre-placement stage of the FPGA timing closure flow. The approach will work in two iterations of the design flow. In the first iteration, the designer will perform the regular post-placement physical synthesis operation on the design. That phase will automatically write a replayable-file which will contain information about all the optimization actions. That file also contains all the attempted optimization moves what physical synthesis deemed beneficial from QoR perspective, but was not able to accept due to the physical constraint. In the second iteration of the design flow, the designer will perform all those physical synthesis optimizations by importing the replayable file in the pre-placement stage. In addition to performing the physical synthesis flow's changes, it also performs the optimizations that were not possible in the traditional physical synthesis flow. After these changes are made in the logical stage of the design flow, the crucial placement step can adapt to the optimized/better netlist structure. As a result, this approach will greatly help the users reach their challenging timing closure goal.
We have evaluated the effectiveness and performance of our proposed approach on a large set of industrial designs. All these designs were targeted towards the latest Xilinx Ultrascale™ devices. Our experimental data indicates that the proposed approach improves the design performance by 4% to 5%, on an average.
- Ultrascale Architecture, Xilinx Inc. http://www. xilinx.com/products/technology/ultrascale.html, 2015. [Online; accessed 20-Jan-2016].Google Scholar
- R.P. Pokala, R.A. Feretich, and R.W. McGuffin. Physical synthesis for performance optimization. In ASIC Conference and Exhibit, 1992., Proceedings of 5th Annual IEEE International, Sep 1992.Google ScholarCross Ref
- T.T. Ye, S. Chaudhuri, F. Huang, H. Savoj, and G. De Micheli. Physical synthesis for asic datapath circuits. In Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on, volume 3, pages III--365--III--368 vol.3, 2002.Google Scholar
- D.A. Papa, Tao Luo, M.D. Moffitt, C.N. Sze, Zhuo Li, Gi-Joon Nam, C.J. Alpert, and I.L. Markov. Rumble: An incremental timing-driven physical-synthesis optimization algorithm. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 27(12):2156--2168, Dec 2008.Google ScholarDigital Library
- V. Manohararajah, G.R. Chiu, D.P. Singh, and S.D. Brown. Predicting interconnect delay for physical synthesis in a fpga cad flow. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, 15(8):895--903, Aug 2007.Google Scholar
- Kai-Hui Chang, I.L. Markov, and V. Bertacco. Safe delay optimization for physical synthesis. In Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific , pages 628--633, Jan 2007.Google ScholarDigital Library
- Cliee Sing Lee, Wei Ting Loke, Wenjuan Zhang, and Yajun Ha. Fast and accurate interval-based timing estimator for variability-aware fpga physical synthesis tools. In Field Programmable Logic and Applications, 2007. FPL 2007. International Conference on, pages 279--284, Aug 2007.Google ScholarCross Ref
- Yan Lin, Lei He, and M. Hutton. Stochastic physical synthesis considering prerouting interconnect uncertainty and process variation for fpgas. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, 16(2):124--133, Feb 2008.Google Scholar
- Yiu-Hing Chan, P. Kudva, L. Lacey, G. Northrop, and T. Rosser. Physical synthesis methodology for high performance microprocessors. In Design Automation Conference, 2003. Proceedings, pages 696--701, June 2003.Google ScholarDigital Library
- D.P. Singh, V. Manohararajah, and S.D. Brown. Two-stage physical synthesis for fpgas. In Custom Integrated Circuits Conference, 2005. Proceedings of the IEEE 2005, pages 171--178, Sept 2005.Google ScholarCross Ref
- D.P. Singh, V. Manohararajah, and S.D. Brown. Incremental retiming for fpga physical synthesis. In Design Automation Conference, 2005. Proceedings. 42nd, pages 433--438, June 2005.Google ScholarDigital Library
- Huan Ren and S. Dutt. Algorithms for simultaneous consideration of multiple physical synthesis transforms for timing closure. In Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on, pages 93--100, Nov 2008.Google ScholarCross Ref
- F.Y.C. Mang, Wenting Hou, and Pei-Hsin Ho. Techniques for effective distributed physical synthesis.In Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE, pages 859--864, June 2007.Google ScholarDigital Library
- M. Jose, Yu Hu, R. Majumdar, and Lei He. Rewiring for robustness. In Design Automation Conference (DAC), 2010 47th ACM/IEEE, pages 469--474, June 2010.Google ScholarDigital Library
- M. Jose, Yu Hu, and R. Majumdar. On power and fault-tolerance optimization in fpga physical synthesis. In Computer-Aided Design (ICCAD), 2010 IEEE/ACM International Conference on, pages 224--229, Nov 2010.Google ScholarCross Ref
- Ultrascale Architecture Configurable Logic Block User Guide, Xilinx Inc. http://www.xilinx.com/support/documentation/userguides/ug574-ultrascale-clb.pdf, 2015. [Online; accessed 04-Feb-2016].Google Scholar
- Vivado Design Suite, Xilinx Inc. http://www.xilinx.com/products/design-tools/vivado.html, 2015. [Online; accessed 03-Feb-2016].Google Scholar
Index Terms
- An Interactive Physical Synthesis Methodology for High-Frequency FPGA Designs
Recommendations
ITOP: integrating timing optimization within placement
ISPD '10: Proceedings of the 19th international symposium on Physical designTiming-driven placement is a critical step in nanometer-scale physical synthesis. To improve design timing on a global scale, net-weight based global timing-driven placement is a commonly used technique. This paper shows that such an approach can ...
Diffusion-Based Placement Migration With Application on Legalization
Placement migration is the movement of cells within an existing placement to address a variety of postplacement design-closure issues, such as timing, routing congestion, signal integrity, and heat distribution. To fix a design problem, one would like ...
An integrated placement and synthesis approach for timing closure of PowerPC/sup TM/ microprocessors
ICCD '97: Proceedings of the 1997 International Conference on Computer Design (ICCD '97)This paper describes an approach for tight integration between a synthesis and a placement tool. The purpose of this integration is to improve timing convergence of advanced microprocessors. It is shown that this approach results in "legal" placements ...
Comments