skip to main content
10.1145/2897937.2897981acmotherconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
research-article

An area-efficient consolidated configurable error correction for approximate hardware accelerators

Authors Info & Claims
Published:05 June 2016Publication History

ABSTRACT

Approximate adders are widely being advocated for developing hardware accelerators to perform complex arithmetic operations. Most of the state-of-the-art accuracy configurable approximate adders utilize some integrated Error Detection and Correction (EDC) circuitry. Consequently, the accumulated area overhead due to the EDC (integrated within individual adders) is significant. In this paper, we propose a low-cost Consolidated Error Correction (CEC) unit, that essentially corrects the accumulated error at the accelerator output. The proposed CEC is based on a mathematical model of approximation error. We integrate our CEC unit in approximate hardware accelerators deployed in different applications to demonstrate its area savings and speed enhancement compared to state-of-the-art.

References

  1. J. Han and M. Orshansky, "Approximate computing: An emerging paradigm for energy-efficient design," in 18th IEEE Eur. Test Symp., 2013, pp. 1--6.Google ScholarGoogle Scholar
  2. V. K. Chippa, S. T. Chakradhar, K. Roy, and A. Raghunathan, "Analysis and characterization of inherent application resilience for approximate computing," in Proc. IEEE/EDAC/ACM 50th Des. Autom. Conf., 2013, p. 113. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. V. Gupta, D. Mohapatra, A. Raghunathan, and K. Roy, "Low-power digital signal processing using approximate adders," IEEE Trans. Comput.-Aided Des. Integ. Circuits Syst., vol. 32, no. 1, pp. 124--137, 2013. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. A. B. Kahng and S. Kang, "Accuracy-configurable adder for approximate arithmetic designs," in Proc. IEEE/EDAC/ACM 49th Des. Autom. Conf., 2012, pp. 820--825. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. M. Shafique, W. Ahmad, R. Hafiz, and J. Henkel, "A low latency generic accuracy configurable adder," in Proc. IEEE/ACM/DAC 52nd Des. Autom. Conf., 2015, p. 86. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. N. Zhu, W. L. Goh, and K. S. Yeo, "An enhanced low-power high-speed adder for error-tolerant application," in Proc. Int. Symp. Integ. Circuits, 2009, pp. 69--72.Google ScholarGoogle Scholar
  7. R. Ye, T. Wang, F. Yuan, R. Kumar, and Q. Xu, "On reconfiguration-oriented approximate adder design and its application," in Proc. Int. Conf. Comput.-Aided Des., 2013, pp. 48--54. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. A. K. Verma, P. Brisk, and P. Ienne, "Variable latency speculative addition: A new paradigm for arithmetic circuit design," in Proc. Des., Autom. Test Eur. Conf. Exhib., 2008, pp. 1250--1255. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. J. Miao, K. He, A. Gerstlauer, and M. Orshansky, "Modeling and synthesis of quality-energy optimal approximate adders," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., 2012, pp. 728--735. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. M. Shafique, R. Hafiz, S. Rehman, W. El-Harouni, and J. Henkel, "Cross-Layer Approximate Computing: From Logic to Architectures," in Proc. 53rd IEEE/EDAC/ACM Des. Autom. Conf., 2016. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. "CES ApproxAdderLib," http://sourceforge.net/projects/approxadderlib/, {Online; accessed 2015}.Google ScholarGoogle Scholar
  1. An area-efficient consolidated configurable error correction for approximate hardware accelerators

    Recommendations

    Comments

    Login options

    Check if you have access through your login credentials or your institution to get full access on this article.

    Sign in
    • Published in

      cover image ACM Other conferences
      DAC '16: Proceedings of the 53rd Annual Design Automation Conference
      June 2016
      1048 pages
      ISBN:9781450342360
      DOI:10.1145/2897937

      Copyright © 2016 ACM

      Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      • Published: 5 June 2016

      Permissions

      Request permissions about this article.

      Request Permissions

      Check for updates

      Qualifiers

      • research-article

      Acceptance Rates

      Overall Acceptance Rate1,770of5,499submissions,32%

    PDF Format

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader