Marjan Asadinia
ABSTRACT
Limited endurance problem and low cell reliability are main challenges of phase change memory (PCM) as an alternative to DRAM. To further prolong the lifetime of a PCM device, there exist a number of techniques that can be grouped in two categories: 1) reducing the write rate to PCM cells, and 2) handling cell failures when faults occur. Our experiments confirm that during write operations, an extensive non-uniformity in bit ips is exhibited. To reduce this non-uniformity, we present byte-level shifting scheme (BLESS) which reduces write pressure over hot cells of blocks. Additionally, this shifting mechanism can be used for error recovery purpose by using the MLC capability of PCM and manipulating the data block to recover faulty cells. Evaluation results for multi-threaded workloads reveal 14-25% improvement in lifetime over existing state-of-the-art schemes.
- Marjan Asadinia, Mohammad Arjomand, and Hamid Sarbazi-Azad. Od3p: On-demand page paired pcm. In Proceedings of the 51st Annual Design Automation Conference, DAC '14, 2014. Google Scholar
Digital Library
- Marjan Asadinia and Hamid Sarbazi-Azad. Using intra-line level pairing for graceful degradation support in pcms. In VLSI (ISVLSI), 2015 IEEE Computer Society Annual Symposium on, 2015.Google ScholarCross Ref
- Rodolfo Azevedo, John D. Davis, Karin Strauss, Parikshit Gopalan, Mark Manasse, and Sergey Yekhanin. Zombie memory: Extending memory lifetime by reviving dead blocks. In ISCA, 2013. Google ScholarDigital Library
- Christian Bienia, Sanjeev Kumar, Jaswinder Pal Singh, and Kai Li. The parsec benchmark suite: Characterization and architectural implications. In PACT, 2008. Google ScholarDigital Library
- Nathan Binkert et al. The gem5 simulator. SIGARCH Comput. Archit. News, 2011. Google ScholarDigital Library
- Sangyeun Cho and Hyunjin Lee. Flip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance. In MICRO, pages 347--357, Dec. 2009. Google ScholarDigital Library
- Jie Fan, Song Jiang, Jiwu Shu, Youhui Zhang, and Weimin Zhen. Aegis: Partitioning data block for efficient recovery of stuck-at-faults in phase change memory. In Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture, pages 433--444. ACM, 2013. Google ScholarDigital Library
- Engin Ipek, Jeremy Condit, Edmund B. Nightingale, Doug Burger, and Thomas Moscibroda. Dynamically replicated memory: building reliable systems from nanoscale resistive memories. In ASPLOS, pages 3--14, Mar. 2010. Google ScholarDigital Library
- Majid Jalili, Mohammad Arjomand, and Hamid Sarbazi-Azad. A reliable 3d mlc pcm architecture with resistance drift predictor. In Proceedings of the 2014 44th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, DSN, 2014. Google ScholarDigital Library
- Majid Jalili and Hamid Sarbazi-Azad. A compression-based morphable pcm architecture for improving resistance drift tolerance. ASAP, 2014.Google ScholarCross Ref
- Lei Jiang, Yu Du, Youtao Zhang, B. R. Childers, and Jun Yang. LLS: cooperative integration of wear-leveling and salvaging for PCM main memory. In DSN, pages 221--232, June 2011. Google ScholarDigital Library
- Moinuddin K. Qureshi. Pay-As-You-Go: low-overhead hard-error correction for phase change memories. In MICRO, pages 318--328, Dec. 2011. Google ScholarDigital Library
- Moinuddin K. Qureshi, John Karidis, Michele Franceschini, Vijayalakshmi Srinivasan, Luis Lastras, and Bulent Abali. Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling. In MICRO, pages 14--23, Dec. 2009. Google ScholarDigital Library
- Stuart Schechter, Gabriel H. Loh, Karin Straus, and Doug Burger. Use ECP, not ECC, for hard failures in resistive memories. In ISCA, pages 141--152, June 2010. Google ScholarDigital Library
- Nak Hee Seong, Dong Hyuk Woo, Vijayalakshmi Srinivasan, Jude A. Rivers, and Hsien-Hsin S. Lee. SAFER: Stuck-at-fault error recovery for memories. In MICRO, pages 115--124, Dec. 2010. Google ScholarDigital Library
- Jue Wang, Xiangyu Dong, Yuan Xie, and N. P. Jouppi. i2wap: Improving non-volatile cache lifetime by reducing inter- and intra-set write variations. In IEEE 19th International Symposium on High Performance Computer Architecture, HPCA, pages 234--245, Feb 2013. Google ScholarDigital Library
- Doe Hyun Yoon, N. Muralimanohar, Jichuan Chang, P. Ranganathan, N. P. Jouppi, and M. Erez. FREE-p: Protecting non-volatile memory against both hard and soft errors. In HPCA, pages 466--477, Feb. 2011. Google ScholarDigital Library
Index Terms
- BLESS: a simple and efficient scheme for prolonging PCM lifetime
Recommendations
REMAP: a reliability/endurance mechanism for advancing PCM
MEMSYS '17: Proceedings of the International Symposium on Memory SystemsEven given PCM's attractive features that include high scalability and lower power, write endurance remains a critical issue that impedes the move for this technology to replace DRAM in main memory systems. The wear-out problem is further exacerbated by ...
Exploring Dynamic Redundancy to Resuscitate Faulty PCM Blocks
DRAM technology challenges have increased the necessity to adapt to the emerging memory technologies like Phase-Change Memory (PCM or PRAM). While such emerging technologies provide benefits like storage density, nonvolatility, and low energy ...
A Novel Memory Block Management Scheme for PCM Using WOM-Code
HPCC-CSS-ICESS '15: Proceedings of the 2015 IEEE 17th International Conference on High Performance Computing and Communications, 2015 IEEE 7th International Symposium on Cyberspace Safety and Security, and 2015 IEEE 12th International Conf on Embedded Software and SystemsPhase Change Memory (PCM) is a promising DRAM replacement in embedded systems due to its attractive characteristics including low static power consumption and high density. However, long write latency is one of the major drawbacks in current PCM ...
Comments