Xueyan Wang
ABSTRACT
Circuit obfuscation techniques have been proposed to conceal circuit's functionality in order to thwart reverse engineering (RE) attacks to integrated circuits (IC). We believe that a good obfuscation method should have low design complexity and low performance overhead, yet, causing high RE attack complexity. However, existing obfuscation techniques do not meet all these requirements. In this paper, we propose a polynomial obfuscation scheme which leverages special designed multiplexers (MUXs) to replace judiciously selected logic gates. Candidate to-be-obfuscated logic gates are selected based on a novel gate classification method which utilizes IC topological structure information. We show that this scheme is resilient to all the known attacks, hence it is secure. Experiments are conducted on ISCAS 85/89 and MCNC benchmark suites to evaluate the performance overhead due to obfuscation.
- Gang Qu and Miodrag Potkonjak. Intellectual property protection in VLSI designs: Theory and practice, kluwer academic publishers, ISBN 1--4020--7320--8. January 2003.Google Scholar
- Masoud Rostami, Farinaz Koushanfar, and Ramesh Karri. A primer on hardware security: Models, methods, and metrics. Proceedings of the IEEE, 102(8):1283--1295, 2014.Google ScholarCross Ref
- Randy Torrance and Dick James. The state-of-the-art in semiconductor reverse engineering. In Proc. ACM/IEEE Design Automation Conference (DAC), pages 333--338, 2011. Google ScholarDigital Library
- L.W. Chow, J. Baukus, and W. Clark. Integrated circuits protected against reverse engineering and method for fabricating the same using an apparent metal contact line terminating on field oxide, 2002, US Patent 20020096776.Google Scholar
- R.P. Cocchi, J.P. Baukus, B.J. Wang, L.W. Chow, and P. Ouyang. Building block for a secure cmos logic cell library, 2012, US Patent 8,111,089.Google Scholar
- Alex Baumgarten, Akhilesh Tyagi, and Joseph Zambreno. Preventing IC piracy using reconfigurable logic barriers. IEEE Design & Test of Computers, 27(1):66--75, 2010. Google ScholarDigital Library
- Yousra Alkabani and Farinaz Koushanfar. Active hardware metering for intellectual property protection and security. In Proceedings of the 16th USENIX Security Symposium, 2007. Google ScholarDigital Library
- Rajat Subhra Chakraborty and Swarup Bhunia. HARPOON: an obfuscation-based soc design methodology for hardware protection. IEEE Trans. on CAD of Integrated Circuits and Systems (TCAD), 28(10):1493--1502, 2009. Google ScholarDigital Library
- Jarrod A. Roy, Farinaz Koushanfar, and Igor L. Markov. EPIC: ending piracy of integrated circuits. In Proc. IEEE Design, Automation and Test in Europe (DATE), pages 1069--1074, 2008. Google ScholarDigital Library
- Jeyavijayan Rajendran, Youngok Pino, Ozgur Sinanoglu, and Ramesh Karri. Security analysis of logic obfuscation. In Proc. ACM/IEEE Design Automation Conference (DAC), pages 83--89, 2012. Google ScholarDigital Library
- Jeyavijayan Rajendran, Michael Sam, Ozgur Sinanoglu, and Ramesh Karri. Security analysis of integrated circuit camouflaging. In Proc. ACM Conference on Computer and Communications Security (CCS), pages 709--720, 2013. Google ScholarDigital Library
- Bao Liu and Brandon Wang. Embedded reconfigurable logic for ASIC design obfuscation against supply chain attacks. In Proc. IEEE Design, Automation and Test in Europe (DATE), pages 1--6, 2014. Google ScholarDigital Library
- W.M. Clark, L.W. Chow, G. Harbison, and P. Ouyang. Programmable connection and isolation of active regions in an integrated circuit using ambiguous features to confuse a reverse engineer, 2008, US Patent 20080079082.Google Scholar
- W.M. Clark, J.P. Baukus, and L.W. Chow. Implanted hidden interconnections in a semiconductor device for preventing reverse engineering, 2007, US Patent 7,166,515.Google Scholar
- L.W. Chow, W.M. Clark, G.J. Harbison, and J.P. Baukus. Conductive channel pseudo block process and circuit to inhibit reverse engineering, 2006, US Patent 7,049,667.Google Scholar
- L.W. Chow, W.M. Clark, and J.P. Baukus. Integrated circuit with reverse engineering protection, 2005, US Patent 6,897,535.Google Scholar
- Robert K. Brayton and Alan Mishchenko. ABC: an academic industrial-strength verification tool. In Proc. CAV Computer Aided Verification, 22nd International Conference, pages 24--40, 2010. Google ScholarDigital Library
- Virtuoso liberate characterization solution, cadence design systems, inc. http://www.cadence.com/products/cic/liberate/pages/default.aspx.Google Scholar
Index Terms
- Secure and Low-Overhead Circuit Obfuscation Technique with Multiplexers
Recommendations
Security analysis of integrated circuit camouflaging
CCS '13: Proceedings of the 2013 ACM SIGSAC conference on Computer & communications securityCamouflaging is a layout-level technique that hampers an attacker from reverse engineering by introducing, in one embodiment, dummy contacts into the layout. By using a mix of real and dummy contacts, one can camouflage a standard cell whose ...
Security analysis of logic obfuscation
DAC '12: Proceedings of the 49th Annual Design Automation ConferenceDue to globalization of Integrated Circuit (IC) design flow, rogue elements in the supply chain can pirate ICs, overbuild ICs, and insert hardware trojans. EPIC [1] obfuscates the design by randomly inserting additional gates; only a correct key makes ...
Obfuscation: The Hidden Malware
A cyberwar exists between malware writers and antimalware researchers. At this war's heart rages a weapons race that originated in the 80s with the first computer virus. Obfuscation is one of the latest strategies to camouflage the telltale signs of ...
Comments