Li-C. Wang
Abstract
Design validation for embedded arrays remains as a challenging problem in today's microprocessor design environment. At Somerset, validation of array designs relies on both formal verification and vector simulation. Although several methods for array design validation have been proposed and had great success [Ganguly et al. 1996; Pandey et al. 1996, 1997; Wang and Abadir 1997], little evidence has been reported for the effectiveness of these methods with respect to the detection of design errors. In this paper, we measure the effectiveness of different validation approaches based on automatic design error injection and simulation. The technique provides a systematic way to evaluate various validation approaches at both logic and transistor levels. Experimental results on recent PowerPC microprocessor arrays will be discussed and reported.
- ABADIR, M. S., FERGUSON, J., AND KIRKLAND, T.E. 1988. Logic design verification via test generation. IEEE Trans. Computer-Aided Design 7, 1 (Jan.), 138-148.Google Scholar
- BRYANT, R.E. 1990. Symbolic simulation-Techniques and applications. In Proceedings of the 27th Design Automation Conference, 517-521. Google Scholar
- BRYANT, R.E. 1992. Symbolic Boolean manipulation with ordered binary decision diagrams. ACM Comput. Surv. 24, 3 (Sept.), 293-318. Google Scholar
- GANGULY, N., ABADIR, M. S., AND PANDEY, M. 1996. PowerPC array verification methodology using formal verification techniques. In Proceedings of the International Test Conference (Washington DC), 857-864. Google Scholar
- HUNTER, C., SLATON, J., ENO, J., JESSANI, R., AND DIETZ, C. 1994. The PowerPC603(tm) microprocessor: An array built-in self test mechanism. In Proceedings of the International Test Conference. 388-394. Google Scholar
- MALLEY, C.H., AND DIEUDONNE, M. 1995. Logic verification methodology for PowerPC microprocessors. In Proceedings of the 32nd ACM/IEEE Design Automation Conference. 234 -240. Google Scholar
- PANDEY, M., RAIMI, R., BEATTY, D.L., AND BRYANT, R.E. 1996. Formal verification of PowerPCTM arrays using symbolic trajectory evaluation. In Proceedings of the 33rd ACM/ IEEE Design Automation Conference (Las Vegas, NV). Google Scholar
- PANDEY, M., RAIMI, R., BRYANT, R. E., AND ABADIR, M.S. 1997. Formal verification of content addressable memories using symbolic trajectory evaluation. In Proceedings of the 34th Design Automation Conference, 167-172. Google Scholar
- SEGER, C. J. H., AND BRYANT, R.E. 1995. Formal verification by symbolic evaluation of partially-ordered trajectories. Formal Meth. Syst. Des. 6, 147-189. Google Scholar
- WANG, L.-C., AND ABADIR, M.S. 1997. A new validation methodology combining both test and formal verification for PowerPCTM microprocessor arrays. In Proceedings of the International Test Conference. 954-963. Google Scholar
Index Terms
- On measuring the effectiveness of various design validation approaches for PowerPC microprocessor embedded arrays
Recommendations
Experience in Validation of PowerPCTM Microprocessor Embedded Arrays
Design validation for embedded arrays remains as a challenging problem in today‘s microprocessor design environment. Although several methods for validating embedded arrays have been proposed, not much has been done to characterize the strengths and ...
Test Generation Based on High-Level Assertion Specification for PowerPCTM Microprocessor Embedded Arrays
special issue on high-level test synthesisTest and validation of embedded array blocks remains a major challenge in today‘s microprocessor design environment. The difficulty comes from twofold, the sizes of the arrays and the complexity of their timing and control. This paper describes a novel ...
Measuring the effectiveness of various design validation approaches for PowerPCTM microprocessor arrays
DATE '98: Proceedings of the conference on Design, automation and test in EuropeAlthough several methods for array design validation have been proposed and had great success in the past, little evidence has been reported for the effectiveness of these methods with respect to the detection of design errors. In this paper, we propose ...
Comments