Yu-Ming Chang
Tei-Wei Kuo
ABSTRACT
Replacing the traditional volatile main memory, e.g., DRAM, with a non-volatile phase change memory (PCM) has become a possible solution to reduce the energy consumption of computing systems. To further reduce the bit cost of PCM, the development trend of PCM goes from single-level-cell (SLC) the multi-level-cell (MLC) technology. However, the worse endurance and the intolerable long write latency hinder a MLC PCM from being used as the main memory of computing systems. In this work, we propose a memory management design to facilitate enabling the use of hybrid PCMas main memory to achieve a better trade-off between the cost and the performance of PCM-based computing systems, where the hybrid PCM is composed of SLC PCM and MLC PCM. In particular, the proposed design can be seamlessly integrated into the inherent memory management of modern operation systems without additional hardware components. The evaluation results show that the proposed design over a hybrid PCM can improve the average read/write performance for almost 10 times and extend the lifetime for more than 32 times, compared to systems with pure MLC PCM.
- D. P. Bovet and M. Cesati. Understanding the Linux Kernel, the 3rd Edition. O'rielly, 2005. Google Scholar
Digital Library
- H.-S. Chang et al. A Light-Weighted Software-Controlled Cache for PCM-based Main Memory Systems. In Proc. of the IEEE/ACM ICCAD, pages 22--29, 2015. Google ScholarDigital Library
- H.-S. Chang et al. Marching-Based Wear-Leveling for PCM-Based Storage Systems. ACM Trans. Des. Autom. Electron. Syst., 20(2):25:1--25:22, 2015. Google ScholarDigital Library
- Y.-M. Chang et al. Improving pcm endurance with a constant-cost wear leveling design. ACM Trans. Des. Autom. Electron. Syst., 22(1):9:1--9:27, June 2016. Google ScholarDigital Library
- X. Dong and Y. Xie. AdaMS: Adaptive MLC/SLC Phase-change Memory Design for File Storage. In Design Automation Conference (ASP-DAC), 2011 16th Asia and South Pacific, pages 31--36, Jan 2011. Google ScholarDigital Library
- J. Hu et al. Reducing Write Activities on Non-volatile Memories in Embedded CMPs via Data Migration and Recomputation. In Proc. of the IEEE/ACM DAC, pages 350--355, 2010. Google ScholarDigital Library
- J. Hu, C. J. Xue, W.-C. Tseng, Y. He, M. Qiu, and E. H.-M. Sha. Reducing Write Activities on Non-volatile Memories in Embedded CMPs via Data Migration and Recomputation. In Proc. of the IEEE/ACM DAC, pages 350--355, 2010. Google ScholarDigital Library
- Y. Joo and S. Park. A Hybrid PRAM and STT-RAM Cache Architecture for Extending the Lifetime of PRAM Caches. IEEE Computer Architecture Letters, 12(2):55--58, 2013. Google ScholarDigital Library
- B. C. Lee, E. Ipek, O. Mutlu, and D. Burger. Architecting Phase change Memory as a Scalable DRAM Alternative. In Proc. of the IEEE/ACM ISCA, pages 2--13, 2009. Google ScholarDigital Library
- QEMU. http://www.qemu.org.Google Scholar
- M. K. Qureshi et al. Enhancing Lifetime and Security of PCM-Based Main Memory with Start-Gap Wear Leveling. In Proc. of the IEEE/ACM MICRO, pages 14--23, 2009. Google ScholarDigital Library
- M. K. Qureshi et al. Morphable Memory System: A Robust Architecture for Exploiting Multi-level Phase Change Memories. SIGARCH Comput. Archit. News, 38(3):153--162, 2010. Google ScholarDigital Library
- M. K. Qureshi, V. Srinivasan, and J. A. Rivers. Scalable High Performance Main Memory System Using Phase-Change Memory Technology. In Proc. of the IEEE/ACM ISCA, pages 24--33, 2009. Google ScholarDigital Library
- S. Schechter et al. Use ECP, not ECC, for Hard Failures in Resistive Memories. In Proc. of the IEEE/ACM ISCA, pages 141--152, 2010. Google ScholarDigital Library
- N. H. Seong, D. H. Woo, and H.-H. S. Lee. Security Refresh: Prevent Malicious Wear-out and Increase Durability for Phase-change Memory with Dynamically Randomized Address Mapping. In Proc. of the IEEE/ACM ISCA, pages 383--394, 2010. Google ScholarDigital Library
- Y. Wang, J. Du, J. Hu, Q. Zhuge, and E. H. M. Sha. Loop Scheduling Optimization for Chip-multiprocessors with Non-volatile Main Memory. In 2012 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), pages 1553--1556, 2012.Google Scholar
- D. H. Yoon, N. Muralimanohar, J. Chang, P. Ranganathan, N. Jouppi, and M. Erez. FREE-p: Protecting Non-volatile Memory against both Hard and Soft Errors. In Proc. of the IEEE HPCA, pages 466--477, 2011. Google ScholarDigital Library
- P. Zhou, B. Zhao, J. Yang, and Y. Zhang. A Durable and Energy Efficient Main Memory Using Phase Change Memory Technology. In Proc. of the IEEE/ACM ISCA, pages 14--23, 2009. Google ScholarDigital Library
Recommendations
Write-aware memory management for hybrid SLC-MLC PCM memory systems
In recent years, phase-change memory (PCM) has generated a great deal of interest because of its byte addressability and non-volatility properties. It is regarded as a good alternative storage medium that can reduce the performance gap between the main ...
Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling
MICRO 42: Proceedings of the 42nd Annual IEEE/ACM International Symposium on MicroarchitecturePhase Change Memory (PCM) is an emerging memory technology that can increase main memory capacity in a cost-effective and power-efficient manner. However, PCM cells can endure only a maximum of 107 - 108 writes, making a PCM based system have a lifetime ...
A durable and energy efficient main memory using phase change memory technology
ISCA '09: Proceedings of the 36th annual international symposium on Computer architectureUsing nonvolatile memories in memory hierarchy has been investigated to reduce its energy consumption because nonvolatile memories consume zero leakage power in memory cells. One of the difficulties is, however, that the endurance of most nonvolatile ...
Comments