ABSTRACT
With FPGAs emerging as a promising accelerator for general-purpose computing, there is a strong demand to make them accessible to software developers. Recent advances in OpenCL compilers for FPGAs pave the way for synthesizing FPGA hardware from OpenCL kernel code. To enable broader adoption of this paradigm, significant challenges remain. This paper presents our efforts in developing dynamic profiling and debugging support in OpenCL for FPGAs. We first propose primitive code patterns, including a timestamp and an event-ordering function, and then develop a framework, which can be plugged easily into OpenCL kernels, to dynamically collect and process run-time information.
- Altera. Design Debugging Using the SignalTap II Logic Analyzer, 2013.Google Scholar
- Altera. Altera SDK for OpenCL: Best Practices Guide, 2015.Google Scholar
- Calagar, N., et al. Source-level debugging for fpga high-level syntheis. In FPL'14.Google Scholar
- Goeders, J., and Wilton, S. J. Effective fpga debug for high-level synthesis generated circuits. In FPL'2014.Google Scholar
- Goeders,J., and Wilton, S.J. Using dynamic signal-tracing to debug compiler-optimized hls circuits on fpgas. In FCCM'2015. Google ScholarDigital Library
- Hung, E., and Wilton, S. Speculative debug insertion for fpgas. In FPL'2011. Google ScholarDigital Library
- Monson, J., and Hutchings, B. Using source-level transformations to improve high-level synthesis debug and validation on fpgas. In FPGA 2015. Google ScholarDigital Library
- Vermeulen, B., and Goel, S. K. Design for debug: Catching design errors in digital chips. IEEE Design & Test 19, 3 (2002), 37--45. Google ScholarDigital Library
- Xilinx. ChipScope Pro Software and Cores: User Guide, Apr 2012.Google Scholar
- Yang, L., et al. Jit trace-based verification for high-level synthesis.Google Scholar
- Zhou, P., et al. iwatcher: efficient architectural support for software debugging. In ISCA'2004. Google ScholarDigital Library
Recommendations
Nuclear Reactor Simulations on OpenCL FPGA Platform
FPGA '19: Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate ArraysField-programmable gate arrays (FPGAs) are becoming a promising choice as a heterogeneous computing component for scientific computing when floating-point optimized architectures are added to the current FPGAs. The maturing high-level synthesis (HLS) ...
Evaluating and optimizing OpenCL kernels for high performance computing with FPGAs
SC '16: Proceedings of the International Conference for High Performance Computing, Networking, Storage and AnalysisWe evaluate the power and performance of the Rodinia benchmark suite using the Altera SDK for OpenCL targeting a Stratix V FPGA against a modern CPU and GPU. We study multiple OpenCL kernels per benchmark, ranging from direct ports of the original GPU ...
Base64 Encoding on OpenCL FPGA Platform
FPGA '19: Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate ArraysBase64 encoding has many applications on the Web. Previous studies are focused on improving the efficiency of Base64 encoding on central processing units (CPUs). As field-programmable gate arrays (FPGAs) are becoming promising heterogeneous computing ...
Comments