Shrikanth Ganapathy
ABSTRACT
Adoption of near-threshold voltage (NTV) operation in SRAM-based memories has been limited by reduced robustness resulting from marginal transistor operation that results in bit failures. Using silicon measurements from a large sample of 14nm FinFET test chips, we show that our cells operate at frequencies of up to 1GHz with a minimum 15% voltage guardband, below which the cells begin to fail. We find that when operated at 32.5% below nominal voltage, >95% of the lines experience fewer than 2 failures, which can be corrected with SECDED ECC. Our results indicate that for frequencies of up to 1GHz, NTV can help maximize power savings potential while requiring minimal protection.
- G. K. Chen, D. Blaauw, T. Mudge, D. Sylvester, and Nam Sung Kim. 2007. Yield-driven near-threshold SRAM design. In ICCAD. Google Scholar
Digital Library
- Zeshan Chishti, Alaa R Alameldeen, Chris Wilkerson, Wei Wu, and Shih-Lien Lu. 2009. Improving cache lifetime reliability at ultra-low voltages. In MICRO. Google ScholarDigital Library
- Hadi Esmaeilzadeh, Emily Blem, Renee St Amant, Karthikeyan Sankaralingam, and Doug Burger. 2011. Dark silicon and the end of multicore scaling. In ISCA. Google ScholarDigital Library
- S. Ganapathy, R. Canal, A. Gonzalez, and A. Rubio. 2013. Effectiveness of hybrid recovery techniques on parametric failures. In ISQED.Google Scholar
- Samuel Karlin. 2014. A first course in stochastic processes. Academic press.Google Scholar
- A. Park, V. Narayanan, K. Bowman, F. Atallah, A. Artieri, S. S. Yoon, K. Yuen, and D. Hansquine. 2014. Exploiting error-correcting codes for cache minimum supply voltage reduction while maintaining coverage for radiation-induced soft errors. In CICC.Google Scholar
- Nathaniel Pinckney, Korey Sewell, Ronald G. Dreslinski, David Fick, Trevor Mudge, Dennis Sylvester, and David Blaauw. 2012. Assessing the Performance Limits of Parallelized Near-threshold Computing. In DAC. Google ScholarDigital Library
- Nathaniel Pinckney, Lucian Shifren, Brian Cline, Saurabh Sinha, Supreet Jeloka, Ronald G. Dreslinski, Trevor Mudge, Dennis Sylvester, and David Blaauw. 2016. Near-threshold Computing in FinFET Technologies: Opportunities for Improved Voltage Scalability. In DAC. Google ScholarDigital Library
- Daniele Rossi, Nicola Timoncini, Michael Spica, and Cecilia Metra. 2011. Error correcting code analysis for cache memory high reliability and performance. In DATE.Google Scholar
- Changhwan Shin. 2011. Advanced MOSFET designs and implications for SRAM scaling. Ph.D. Dissertation.Google Scholar
- Amith Singhee and Rob A Rutenbar. 2010. Extreme statistics in nanoscale memory design. Springer Science & Business Media.Google Scholar
- Chris Wilkerson, Alaa R. Alameldeen, Zeshan Chishti, Wei Wu, Dinesh Somasekhar, and Shih-lien Lu. 2010. Reducing Cache Power with Low-cost, Multi-bit Error-correcting Codes. In ISCA. Google ScholarDigital Library
- D. H. Yoon and M. Erez. 2009. Flexible cache error protection using an ECC FIFO. In SC. Google ScholarDigital Library
Index Terms
- On Characterizing Near-Threshold SRAM Failures in FinFET Technology
Recommendations
Full-VDD and near-threshold performance of 8T FinFET SRAM cells
We evaluate full-VDD and near-threshold operation of nine novel eight-transistor (8T) FinFET SRAM cell schemes using shorted gate (SG) and low power FinFET configurations for 32-bit by 1024-word SRAMs. 8T SRAM schemes outperform six-transistor schemes ...
A near-threshold 10T differential SRAM cell with high read and write margins for tri-gated FinFET technology
AbstractIn this paper, a new 10T SRAM bit-cell working in the near-threshold region with differential read and write operations is proposed. The cell structure comprises six main body transistors having connections similar to commercial 6T ...
Highlights- A new 10T SRAM bit-cell working in the near-threshold region with differential read and write operations is proposed.
FinFET-based SRAM design
ISLPED '05: Proceedings of the 2005 international symposium on Low power electronics and designIntrinsic variations and challenging leakage control in today's bulk-Si MOSFETs limit the scaling of SRAM. Design tradeoffs in six-transistor (6-T) and four-transistor (4-T) SRAM cells are presented in this work. It is found that 6-T and 4-T FinFET-...
Comments