Ganesh Lakshminarayana
Anand Raghunathan
- 1.D. D. Gajski, N. D. Dutt, A. C.-H. Wu, and S. Y.-L. Lin, High-level Synthesis: Introduction to Chip and System Design, Kluwer Academic Publishers, Norwell, MA, 1992. Google Scholar
Digital Library
- 2.G. De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill, New York, NY, 1994. Google ScholarDigital Library
- 3.D.A. Patterson and J. L. Hennessy, Computer Architecture: A Quantitative Approach, Morgan Kaufman Publishers, San Mateo, CA, 1989. Google ScholarDigital Library
- 4.J.A. Fisher, "Trace scheduling: A technique for global microcode compaction," IEEE Trans. Computers, vol. C-30, pp. 478-490, July 1981.Google Scholar
- 5.M. Aldina, J. Monteiro, S. Devadas, A. Ghosh, and M. Papaefthymiou, "Precomputation-based sequential logic optimization for low power," IEEE Trans. VLSISystems, vol. 2, pp. 426-436, Dec. 1994. Google ScholarDigital Library
- 6.L. Benini, E. Macii, M. Poncino, and G. De Micheli, "Telescopic units: A new paradigm for performance optimization of VLSI designs," IEEE Trans. Computer-Aided Design, vol. 17, pp. 220-232, Mar. 1998. Google ScholarDigital Library
- 7.S.K. Bommu, N. O'Neill, and M. Ciesielski, "Retiming based factorization for sequential logic optimization," ACM Trans. Design Automation Electronic Systems, to appear, 1998. Google ScholarDigital Library
- 8.A. Raghunathan, N. K. Jha, and S. Dey, High-level Power Analysis and Optimization, Kluwer Academic Publishers, Norwell, MA, 1998. Google ScholarDigital Library
- 9.H. Trickey, "Flamel: A high-level hardware compiler," IEEE Trans. Computer-Aided Design, vol. 6, pp. 259-269, Mar. 1987.Google ScholarDigital Library
- 10.A. P. Chandrakasan, M. Potkonjak, R. Mehra, J. Rabaey, and R. Brodersen, "Optimizing power using transformations," IEEE Trans. Computer-Aided Design, vol. 14, pp. 12-31, Jan. 1995. Google ScholarDigital Library
- 11.G. Casella and R. L. Berger, Statistical Inference, Duxbury Press, Belmont, CA, 1990.Google Scholar
- 12.L. Benini and G. De Micheli, Dynamic Power Management: Design Techniques and CAD Tools, Kluwer Academic Publishers, Norwell, MA, 1997. Google ScholarDigital Library
- 13.A. Chatterjee and R. K. Roy, "Synthesis of low power DSP circuits using activity metrics," in Proc. Intl. Conf. VLSI Design, pp. 255-270, Jan. 1994.Google ScholarCross Ref
- 14.G. Lakshminarayana and N. K. Jha, "FACT: A framework for the application of throughput and power optimizing transformations to controlflow intensive behavioral descriptions," in Proc. Design Automation Conf., pp. 102-107, June 1998. Google ScholarDigital Library
- 15.OpenCAD V 5 Users Manual, NEC Electronics, Inc., Sept. 1997.Google Scholar
Index Terms
- Common-case computation: a high-level technique for power and performance optimization
Recommendations
Common-case computation: a high-level energy and performance optimization technique
This paper proposes a novel circuit design methodology, called common-case computation (CCC)-based design, and new design automation algorithms for optimizing energy consumption and performance. The proposed techniques are applicable in conjunction with ...
Formal verification of high-level data-flow synthesis designs using relational modeling and symbolic computation
This paper presents a formal verification methodology of high-level data-flow synthesis process. Typically, given a data-flow description, the high-level data-flow synthesis tools perform high-level restructuring and data-flow transformations to produce ...
Use of Computation-Unit Integrated Memories in High-Level Synthesis
High-level synthesis (HLS) of memory-intensive applications has featured several innovations in terms of enhancements made to the basic memory organization and data layout. However, increasing performance and energy demands faced by application-specific ...
Comments