Joon-Seo Yim
- 1.Semiconductor Industry Association, National Technology Roadrnap for Semiconductors, 1994Google Scholar
- 2.A.B.Kang et al., "Interconnect Tuning Strategies for High- Performance ICs" P roc. DATE~ pp.471-478, 1998 Google ScholarDigital Library
- 3.D.Li et al., "A~ l<epeater Optimization Methodology for Deep Submicron, High-Performance Processors", Proc. ICCD, pp.726-731, 1997 Google ScholarDigital Library
- 4.C.D.Kibler, Personal communication on "Interconnect design", SandCraft Inc. 1997Google Scholar
- 5.K.Chaudhary, A.Onozawa, and E.S.Kuh, "A spacing algorithm for performance enhancement and cross-talk reduction", Proc. ICCAD, pp.697-702 1993 Google ScholarDigital Library
- 6.T. Gao and C.L.Li~ "Minimum Crosstalk Channel Routing", IEEE Trans. CAD-15,pp.465-474 May. 1996 Google ScholarDigital Library
- 7.K.S.Jhang et.al., "COP: A CrossWalk OPtimizer for Gridded Channel Routing", IEEE Trans. CAD-15, pp.424-429, Apr. 1996 Google ScholarDigital Library
- 8.A.Vittal and M.Marek-Sadowska, "Crosstalk Reduction for VLSI", IEEE Trans. CAD-16, no.3 pp.290-298, March 1997 Google ScholarDigital Library
- 9.T.Xue et al., , "Post global routing'crosstalk synthesis", IEEE Trans. CAD-16, no.12, I~p.1418-1430, Dec. 1997 Google ScholarDigital Library
- 10.A.Onozawa et al., , "Perl~Srmance driven Spacing Algorithm Us= ing Attractive and Repulsive Constraints for Submicron LSI's", IEEE Trans. CAD-I~ no.6Dp.707-719 Jun. 1995 Google ScholarDigital Library
- 11.H.Zhou and D.F.Won~, "Global Routing with crosstalk constraints", Proc. 35th DAC, pD.374-377, June~ 1998 Google ScholarDigital Library
- 12.H.-P.Tseng, L.Scheffer, and C.Sechen, "Timing and Crosstalk Driven Area Routing", Proc. 35th DAC pp.378-381 June, 1998 Google ScholarDigital Library
- 13.S.S.Lai and W.Hwang, "Design and I~prementatio'n of Differential Cascode Voltage Switch with Pass-Gate(DCVSPG) Logic for High-Performance Digital Systems", IEEE JSSC , Vol.32, No.4 pp.563-57_3, April. 1997Google ScholarCross Ref
- 14.D.C~rlson, et al., "Multimedia Extension for a 550-MHz RISC Microprocessor", IEEE JSSC, Vol.32, No.ll, pp.1618-1624, Nov., 1997Google Scholar
- 15.A.Hashimoto and J.Stevens, "Wire Routing by Optimizing Channel Assignment within Large Apertures", Proc. 8th DAC, pp.155-169, June, 1971 Google ScholarDigital Library
- 16.C~.Sechen,"An improved simulated annealing algorithm for rowbased placement", Proc. ICCAD pp.478-481~ 1987Google Scholar
- 17.Z.MicHalewicz, "Genetic Algorith'ms + Data ~tructures -- Evolution Programs" Sprinqer-Verlag, pp.16-17 1992 Google ScholarDigital Library
- 18.C.M. Kyung et ~l., "HK386: An x86-Comp}~tible 32bit CISC Microprocessor". Proc. ASP-DAC '9"7, pp.661-662 1997Google Scholar
- 19.J.S.Ylm et al., "A C-Based RTL Design Verificatio'n Methodology for Complex Microprocessor", Proc~ 3Jth DAC, pp.83-88, June, 1997 Google ScholarDigital Library
Index Terms
- Reducing cross-coupling among interconnect wires in deep-submicron datapath design
Recommendations
Reducing leakage in a high-performance deep-submicron instruction cache
Special issue on low power electronics and designDeep-submicron CMOS designs maintain high transistor switching speeds by scaling down the supply voltage and proportionately reducing the transistor threshold voltage. Lowering the threshold voltage increases leakage energy dissipation due to ...
LASCA-Interconnect Parasitic Extraction Tool for Deep-Submicron IC Design
SBCCI '00: Proceedings of the 13th symposium on Integrated circuits and systems designA fast capacitance and resistance extraction tool (wire extractor) is presented. Five models are implemented: ground capacitances, ground plus coupling capacitances and RC models (L, /spl pi/ and T lumped). The designer can choose one of these models ...
Computer-aided design and scaling of deep submicron CMOS
A simulation tool-box and its applications to computer-aided design and scaling of deep-submicron CMOS are presented. The simulation tools are grouped around a mixed level approach and cover a wide range of applications. Due to the mixed-level approach, ...
Comments