Sumanta Pyne
ABSTRACT
The present work introduces a hardware based technique for reduction of in-rush current in processors with power gating (PG) facility. A PG instruction has been introduced which is responsible in turning on multiple components from sleep to active mode at overlapped time intervals. The supporting hardware for the proposed PG instruction allows overlapped wake-up as long as the resultant in-rush current is tolerable by the system. The efficacy of the proposed method is evaluated on MiBench and MediaBench benchmark programs. The proposed method reduces in-rush current by an average of 35% with average performance loss of 5%.
- S. Kim, S. V. Kosonocky and D. R. Knebel. Understanding and minimizing ground bounce during mode transition of power gating structures. In Proc. of Int. Symp. on Low Power Electronics and Design (ISLPED '03), August 2003, 22--25. Google Scholar
Digital Library
- K. Choi and J. Frenkil. An Analysis Methodology for Dynamic Power Gating. Sequence Design Inc. %https://pdfs.semanticscholar.org/09d3/db89fffc3dd250c6584b54a1925bafc1b27d.pdfGoogle Scholar
- A. Ball. Integrated in-rush current limiter circuit and method. US patent US20040090726 A1, May 2004.Google Scholar
- P. Royannez, H. Mair, F. Dahan and U. Ko. 90nm Low Leakage SoC Design Techniques for Wireless Applications. In Proc. of IEEE Int. Solid-State Circuits Conf., February 2005, 138 - 139.Google ScholarCross Ref
- T. S. Kiong and U. C. Kong. Power Gate Optimization Method for In-Rush Current and Power Up Time. Intel Corporation. % https://dac.com/sites/default/files/App_Content/files/48/48_07U_1.pdfGoogle Scholar
- K. He, R. Luo and Y. Wang. A power gating scheme for ground bounce reduction during mode transition. In Proc. of 25th Int. Conf. on Computer Design (ICCD 2007), October 2007, 388--394.Google Scholar
- K. Jeong, A. B. Kahng, S. Kang, T. S. Rosing and R. D. Strong. MAPG: Memory access power gating. In Proc. of Design, Automation, Test & Exhibition in Europe Conf. (DATE 2012), March 2012, 1054--1059. Google ScholarDigital Library
- S. H. Chen, Y. L. Lin and M. C. T. Chao. Power-Up Sequence Control for MTCMOS Designs. IEEE Trans. on Very Large Scale Integration (VLSI) Syst. 21,3 (March 2013), 413--423. Google ScholarDigital Library
- A. Kaknevicius and A. Hoover. Managing Inrush Current. Application Report SLVA670A, Texas Instruments, May 2015. www.ti.com/lit/an/slva670a/slva670a.pdfGoogle Scholar
- S. Kim, S. Paik, S. Kang and Y. Shin. Wake-up scheduling and its buffered tree synthesis for power gating circuits. Integration, the VLSI journal, Elsevier 53 (March 2016), 157--170. Google ScholarDigital Library
- Y. P. You, C. Lee and J. K. Lee. Compilers for Leakage Power Reduction. ACM Trans. on Design Automation of Elect. Syst. (TODAES), 11, 1 (January 2006), 147--164. Google ScholarDigital Library
- S. Roy, S. Katkoori and N. Ranganathan. A Framework for Power-Gating Functional Units in Embedded Microprocessors. IEEE Trans. on Very Large Scale Integration (VLSI) Syst. 17, 11 (November 2009), 1640--1649. Google ScholarDigital Library
- The gem5 Simulator: A modular platform for computer-system architecture research, http://gem5.org/Main_PageGoogle Scholar
- http://infocenter.arm.com%%/help/topic/com.arm.doc.dui0553aDUI0553A_cortex_m4_dgug.pdfGoogle Scholar
- S. Li, J. H. Ahn, R. D. Strong, J. B. Brockman, D. M. Tullsen and N. P. Jouppi, "The McPAT Framework for Multicore and Manycore Architectures: Simultaneously Modeling. Power, Area, and Timing," ACM Transactions on Architecture and Code Optimization (TACO), Vol. 10, No. 1, April 2013.http://www.hpl.hp.com/research/mcpat/ Google ScholarDigital Library
- %GNU ARM Embedded Toolchain, https://developer.arm.com/open-source/gnu-toolchain/gnu-rmGoogle Scholar
- M. R. Guthaus, Jeffrey S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge and R. B. Brown, "MiBench: A free, commercially representative embedded benchmark suite," IEEE 4th Annual Workshop on Workload Characterization, Austin, TX, December 2001. http://vhosts.eecs.umich.edu/mibench/ Google ScholarDigital Library
- C. Lee, M. Potkonjak and W. Mangione-Smith, "MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems," International Symposium on Microarchitecture, 1997. http://mathstat.slu.edu/~fritts/mediabench/ Google ScholarDigital Library
Recommendations
Scheduling of Hybrid Battery-Supercapacitor Control Instructions for Longevity in Systems with Power Gating
ISLPED '18: Proceedings of the International Symposium on Low Power Electronics and DesignThe in-rush current due to wake-up of power gating (PG) components causes faster discharge of battery. This work introduces an instruction controlled hybrid battery-supercapacitor (B-SC) system for longer battery life in systems with instruction ...
A framework for power-gating functional units in embedded microprocessors
Power gating is a technique commonly used for leakage reduction in integrated circuits. In microprocessors, power gating is implemented by using sleep transistors to selectively deactivate circuit modules that remain idle for sustained periods of time ...
A configurable architecture to limit wakeup current in dynamically-controlled power-gated FPGAs
FPGA '12: Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate ArraysA dynamically-controlled power-gated (DCPG) FPGA architecture has recently been proposed to reduce static energy dissipation during idle periods. During a power mode transition from an off state to on state, the wakeup current drawn from power supplies ...
Comments