skip to main content
10.1145/3240765.3240854guideproceedingsArticle/Chapter ViewAbstractPublication PagesConference Proceedingsacm-pubtype
research-article

SWAN: Mitigating Hardware Trojans with Design Ambiguity

Published:05 November 2018Publication History

ABSTRACT

For the past decade, security experts have warned that malicious engineers could modify hardware designs to include hardware back-doors (trojans), which, in turn, could grant attackers full control over a system. Proposed defenses to detect these attacks have been outpaced by the development of increasingly small, but equally dangerous, trojans. To thwart trojan-based attacks, we propose a novel architecture that maps the security-critical portions of a processor design to a one-time programmable, LUT-free fabric. The programmable fabric is automatically generated by analyzing the HDL of targeted modules. We present our tools to generate the fabric and map functionally equivalent designs onto the fabric. By having a trusted party randomly select a mapping and configure each chip, we prevent an attacker from knowing the physical location of targeted signals at manufacturing time. In addition, we provide decoy options (canaries) for the mapping of security-critical signals, such that hardware trojans hitting a decoy are thwarted and exposed. Using this defense approach, any trojan capable of analyzing the entire configurable fabric must employ complex logic functions with a large silicon footprint, thus exposing it to detection by inspection. We evaluated our solution on a RISC-V BOOM processor and demonstrated that, by providing the ability to map each critical signal to 6 distinct locations on the chip, we can reduce the chance of attack success by an undetectable trojan by 99%, incurring only a 27% area overhead.

References

  1. [1].Dong Q. Austin T. Yang K., Hicks M. and Sylvester D.. A2: Analog malicious hardware. In S&P, 2016.Google ScholarGoogle Scholar
  2. [2].Paar C. Becker G., Regazzoni F. and Burleson W.. Stealthy dopant-level hardware trojans. In CHES, 2013.Google ScholarGoogle Scholar
  3. [3].Mahmoodi H. Gaj K. Winograd T., Salmani H. and Homayoun H.. Hybrid STT-CMOS designs for reverse-engineering prevention. In DATE, 2016.Google ScholarGoogle Scholar
  4. [4].Liu B. and Wang B.. Embedded reconfigurable logic for ASIC design obfuscation against supply chain attacks. In DATE, 2014.Google ScholarGoogle Scholar
  5. [5].Paul S. Chakraborty R.S. and Bhunia S.. On-demand transparency for improving hardware trojan detectability. In HOST, 2008.Google ScholarGoogle Scholar
  6. [6].Zhou B. et al. Detecting hardware trojans using backside optical imaging of embedded watermarks. In DAC, 2015.Google ScholarGoogle Scholar
  7. [7].Adato R. et al. Rapid mapping of digital integrated circuit logic gates via multispectral backside imaging. arXiv: 1605.09306, 2016.Google ScholarGoogle Scholar
  8. [8].Asanovic K. Celio C., Patterson D.. The Berkeley Out-of-Order Machine (BOOM): An Industry-Competitive, Synthesizable, Parameterized RISC-V Processor. Tech. Rep. UCB/EECS-2015-167, EECS Department, UC Berkeley, 2015.Google ScholarGoogle Scholar
  9. [9].Skiadopoulos S. Elseidy M., Abdelhamid E. and Kalnis P.. Grami: Frequent subgraph and pattern mining in a single large graph. PVLDB, 2014.Google ScholarGoogle Scholar
  10. [10].Maier D. Walpole J. Bakke P. Beattie S. Grier A. Wagle P. Zhang Q. Hinton H. Cowan C., Pu C.. Stackguard: Automatic adaptive detection and prevention of buffer-overflow attacks. In USENIX, 1998.Google ScholarGoogle Scholar
  11. [11].Balasubramonian R. Muralimanohar N. and Jouppi N.. Cacti 6.0: A tool to model large caches. In MICRO, 2007.Google ScholarGoogle Scholar
  12. [12].Du D. Chakraborty R.S. Narasimhan S., Wang X. and Bhunia S.. TeSR: A robust temporal self-referencing approach for hardware trojan detection. In HOST, 2011.Google ScholarGoogle Scholar
  13. [13].Irvine C. Bilzor M., Huffmire T. and Levin T.. Security checkers: Detecting processor malicious inclusions at runtime. In HOST, 2011.Google ScholarGoogle Scholar
  14. [14].Hély D. Dubeuf J. and Karri R.. Run-time detection of hardware trojans: The processor protection unit. In ETS, 2013.Google ScholarGoogle Scholar

Index Terms

  1. SWAN: Mitigating Hardware Trojans with Design Ambiguity
        Index terms have been assigned to the content through auto-classification.

        Recommendations

        Comments

        Login options

        Check if you have access through your login credentials or your institution to get full access on this article.

        Sign in
        • Published in

          cover image Guide Proceedings
          2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)
          Nov 2018
          939 pages

          Copyright © 2018

          Publisher

          IEEE Press

          Publication History

          • Published: 5 November 2018

          Permissions

          Request permissions about this article.

          Request Permissions

          Qualifiers

          • research-article