Abstract
Dividing the communication network into so-called Virtual Local Area Networks (VLANs), i.e., subnetworks that are isolated at the data link layer (OSI layer 2), is a promising approach to address the increasing security challenges in automotive networks. The automation of the VLAN partitioning is a well-researched problem in the domain of local or metropolitan area networks. However, the approaches used there are hardly applicable for the design of automotive networks as they mainly focus on reducing the amount of broadcast traffic and cannot capture the many design objectives of automotive networks like the message timing or the link load, which are affected by the VLAN partitioning. As a remedy, this article proposes an approach based on a set of Pseudo-Boolean constraints to generate a message routing which is feasible with respect to the VLAN-related routing restrictions in automotive networks. This approach can be used for a design space exploration to optimize not only the VLAN partitioning but also other routing-related objectives. We demonstrate both the efficiency of our message routing approach and the now accessible optimization potential for the complete Electric/Electronic architecture with a mixed-criticality system from the automotive domain. There we thoroughly investigate the impact of the VLAN partitioning on the message timing and the link loads by optimizing these design objectives concurrently. During the exploration of the huge design space, where each resource can be assigned to one of four VLANs, our approach requires less than 40ms for the creation of a valid solution and ensures that all messages satisfy their deadlines and link load bounds.
- Benjamin Andres, Martin Gebser, Torsten Schaub, Christian Haubelt, Felix Reimann, and Michael Glaß. 2013. Symbolic system synthesis using answer set programming. In International Conference on Logic Programming and Nonmonotonic Reasoning. Springer, 79--91. Google ScholarDigital Library
- Tobias Blickle, Jürgen Teich, and Lothar Thiele. 1998. System-level synthesis using evolutionary algorithms. Design Automation for Embedded Systems (1998), 23--58. Google ScholarDigital Library
- Farid Daryabar, Ali Dehghantanha, Farhood Norouzi, and Farbod Mahmoodi. 2011. Analysis of virtual honeynet and VLAN-based virtual networks. In Proceedings of the 2011 International Symposium on Humanities, Science 8 Engineering Research (SHUSER’11). IEEE, 73--77.Google ScholarCross Ref
- Kalyanmoy Deb, Amrit Pratap, Sameer Agarwal, and TAMT Meyarivan. 2002. A fast and elitist multiobjective genetic algorithm: NSGA-II. IEEE Transactions on Evolutionary Computation (2002), 182--197. Google ScholarDigital Library
- Jonas Diemer, Jonas Rox, and Rolf Ernst. 2012. Modeling of ethernet AVB networks for worst-case timing analysis. IFAC Proceedings. 45, 2 (2012), 848--853.Google ScholarCross Ref
- Prashant Garimella, Yu-Wei Eric Sung, Nan Zhang, and Sanjay Rao. 2007. Characterizing VLAN usage in an operational network. In Proceedings of the 2007 SIGCOMM Workshop on Internet Network Management. ACM, 305--306. Google ScholarDigital Library
- Sebastian Graf, Michael Glaß, Jürgen Teich, and Christoph Lauer. 2014. Multi-variant-based design space exploration for automotive embedded systems. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE’14). Google ScholarDigital Library
- Peter Hank, Steffen Müller, Ovidiu Vermesan, and Jeroen Van Den Keybus. 2013. Automotive ethernet: In-vehicle networking and smart mobility. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE’13). Google ScholarDigital Library
- Zai Jian Jia, A. Pimentel, Mark Thompson, Tomás Bautista, and Antonio Núñez. 2010. A generic infrastructure for system-level MP-SoC design space exploration. In Proceeding of the 8th IEEE Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia’10). IEEE, 41--50.Google ScholarCross Ref
- Timo Kiravuo, Mikko Sarela, and Jukka Manner. 2013. A survey of ethernet LAN security. IEEE Communications Surveys 8 Tutorials 15, 3 (2013), 1477--1491.Google ScholarCross Ref
- Sunil D. Krothapalli, Xin Sun, Yu-Wei E. Sung, Suan Aik Yeo, and Sanjay G. Rao. 2009. A toolkit for automating and visualizing vlan configuration. In Proceedings of the 2nd ACM Workshop on Assurable and Usable Security Configuration. ACM, 63--70. Google ScholarDigital Library
- Marco Laumanns, Lothar Thiele, Kalyanmoy Deb, and Eckart Zitzler. 2002. Combining convergence and diversity in evolutionary multiobjective optimization. Evolutionary Computation 10, 3 (2002), 263--282. Google ScholarDigital Library
- Daniel Le Berre and Anne Parrain. 2010. The SAT4J library, release 2.2, system description. Journal on Satisfiability, Boolean Modeling and Computation 7 (2010), 59--64.Google ScholarCross Ref
- Choonseung Lee, Sungchan Kim, and Soonhoi Ha. 2010. A systematic design space exploration of MPSoC based on synchronous data flow specification. Journal of Signal Processing Systems 58, 2 (2010), 193--213. Google ScholarDigital Library
- Jiajia Liu and Wuwen Lai. 2010. Security analysis of VLAN-based virtual desktop infrastructure. In Proceedings of the 2010 International Conference on Educational and Network Technology (ICENT). IEEE, 301--304.Google Scholar
- Martin Lukasiewycz, Michael Glaß, Christian Haubelt, and Jürgen Teich. 2007. SAT-decoding in evolutionary algorithms for discrete constrained optimization problems. In Proceedings of the IEEE Congress on Evolutionary Computation, 2007 (CEC’07). IEEE, 935--942.Google ScholarCross Ref
- Martin Lukasiewycz, Michael Glaß, Felix Reimann, and Jürgen Teich. 2011. Opt4J—A modular framework for meta-heuristic optimization. In Proceedings of the Genetic and Evolutionary Computing Conference (GECCO’11). 1723--1730. Google ScholarDigital Library
- Martin Lukasiewycz, Shanker Shreejith, and Suhaib A. Fahmy. 2014. System simulation and optimization using reconfigurable hardware. In International Symposium on Integrated Circuits (ISIC’14). 468--471.Google Scholar
- Martin Lukasiewycz, Martin Streubühr, Michael Glaß, Christian Haubelt, and Jürgen Teich. 2009. Combined system synthesis and communication architecture exploration for MPSoCs. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE’09). Google ScholarDigital Library
- Rouhollah Mahfuzi, Amir Aminifar, Soheil Samii, Ahmed Rezine, Petru Eles, and Zebo Peng. 2018. Stability-aware integrated routing and scheduling for control applications in Ethernet networks. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE’18).Google ScholarCross Ref
- Naresh Ganesh Nayak, Frank Dürr, and Kurt Rothermel. 2016. Time-sensitive software-defined network (TSSDN) for real-time applications. In Proceedings of the 24th International Conference on Real-Time Networks and Systems. ACM. Google ScholarDigital Library
- OpenDSE. 2015. Open Design Space Exploration Framework. Retrieved July 2018 from http://opendse.sf.net/.Google Scholar
- Felix Reimann, Sebastian Graf, Fabian Streit, Michael Glaß, and Jürgen Teich. 2013. Timing analysis of ethernet AVB-based automotive E/E architectures. In Proceedings of the 2013 IEEE 18th Conference on Emerging Technologies 8 Factory Automation (ETFA’13). IEEE, 1--8.Google ScholarCross Ref
- Sean Rooney, Christian Hörtnagl, and Jens Krause. 1999. Automatic VLAN creation based on on-line measurement. ACM SIGCOMM Computer Communication Review 29, 3 (1999), 50--57. Google ScholarDigital Library
- Florian Sagstetter, Martin Lukasiewycz, and Samarjit Chakraborty. 2013. Schedule integration for time-triggered systems. In Proceedings of the Design Automation Conference (ASP-DAC), Asia and South Pacific.Google ScholarCross Ref
- Alberto Sangiovanni-Vincentelli and Marco Di Natale. 2007. Embedded system design for automotive applications. Computer 40, 10 (2007). Google ScholarDigital Library
- Tobias Schwarzer, Andreas Weichslgartner, Michael Glaß, Stefan Wildermann, Peter Brand, and Jürgen Teich. 2017. Symmetry-eliminating design space exploration for hybrid application mapping on many-core architectures. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 37, 2 (2017), 297--310. Google ScholarDigital Library
- Fedor Smirnov, Michael Glaß, Felix Reimann, and Jürgen Teich. 2016. Formal reliability analysis of switched ethernet automotive networks under transient transmission errors. In Proceedings of the 53rd ACM/EDAC/IEEE Design Automation Conference (DAC’16). Google ScholarDigital Library
- Fedor Smirnov, Michael Glaß, Felix Reimann, and Jürgen Teich. 2017. Formal timing analysis of non-scheduled traffic in automotive scheduled TSN networks. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE’17). Google ScholarDigital Library
- Fedor Smirnov, Michael Glaß, Felix Reimann, and Jürgen Teich. 2017. Optimizing message routing and scheduling in automotive mixed-criticality time-triggered networks. In Proceedings of the 54th ACM/EDAC/IEEE Design Automation Conference (DAC’17) 6. Google ScholarDigital Library
- Fedor Smirnov, Felix Reimann, Jürgen Teich, Zhao Han, and Michael Glaß. 2018. Automatic optimization of redundant message routings in automotive networks. In Proceedings of the 21st International Workshop on Software and Compilers for Embedded Systems (SCOPES’18), ACM (Ed.). Google ScholarDigital Library
- Wilfried Steiner. 2010. An evaluation of SMT-based schedule synthesis for time-triggered multi-hop networks. In Proceedings of the Real-Time Systems Symposium (RTSS’10). 375--384. Google ScholarDigital Library
- Xin Sun, Yu-Wei Sung, Sunil D. Krothapalli, and Sanjay G. Rao. 2010. A systematic approach for evolving VLAN designs. In 2010 Proceedings of IEEE INFOCOM. IEEE, 1--9. Google ScholarDigital Library
Index Terms
Automatic Optimization of the VLAN Partitioning in Automotive Communication Networks
Recommendations
Automatic Optimization of Redundant Message Routings in Automotive Networks
SCOPES '18: Proceedings of the 21st International Workshop on Software and Compilers for Embedded SystemsTo cope with the strict reliability requirements of safety-critical ADAS applications, the upcoming TSN standard introduces mechanisms that enable transmission redundancy at any switch or end node. However, it is up to the designer to decide at which ...
Formal reliability analysis of switched ethernet automotive networks under transient transmission errors
DAC '16: Proceedings of the 53rd Annual Design Automation ConferenceModern cars integrate a huge number of functionalities with high bandwidth, real-time, and reliability requirements. Ethernet offers the possibility to satisfy these bandwidth requirements and enables the usage of temporal redundancy mechanisms to ...
Assurance Cases for Timing Properties of Automotive TSN Networks
Computer Safety, Reliability, and Security. SAFECOMP 2023 WorkshopsAbstractThe problem of configuring an Automotive TSN (Time-Sensitive Networking) Ethernet network with desired timing properties consists of several individual complex problems, each with its own solution landscape. When the chosen solutions come together ...
Comments