Julian Harttung
ABSTRACT
In recent years, Network-on-Chip (NoC) has gained increasing popularity as a promising solution for the challenging interconnection problem in multi-processor systems-on-chip (MPSoCs). However, the interest of adversaries to compromise such systems grew accordingly, mandating the integration of security measures into NoC designs.
Within this paper, we introduce three novel lightweight approaches for securing communication in NoCs. The suggested solutions combine encryption, authentication, and network coding in order to ensure confidentiality, integrity, and robustness. With performance being critical in NoC environments, our solutions particularly emphasize low latencies and low chip area.
Our approaches were evaluated through extensive software simulations. The results have shown that the performance degradation induced by the protection measures is clearly outweighed by the aforementioned benefits. Furthermore, the area overhead implied by the additional components is reasonably low.
- R. Ahlswede, N. Cai, S.-Y. R. Li, and R. W. Yeung. 2000. Network information flow. IEEE Trans. on Inf. Theory, Vol. 46, 4 (2000), 1204--1216. Google Scholar
Digital Library
- Dean Michael Ancajas, Koushik Chakraborty, and Sanghamitra Roy. 2014. Fort-NoCs: Mitigating the Threat of a Compromised NoC. In Proc. of DAC. 158:1--158:6. Google ScholarDigital Library
- L. Benini and G. De Micheli. 2002. Networks on chips: a new SoC paradigm. Computer, Vol. 35, 1 (Jan. 2002), 70--78. Google ScholarDigital Library
- Swarup Bhunia, Michael S. Hsiao, Mainak Banga, and Seetharam Narasimhan. 2014. Hardware Trojan Attacks: Threat Analysis and Countermeasures. Proc. of the IEEE, Vol. 102, 8 (2014), 1229--1247.Google ScholarCross Ref
- A. Bogdanov et al. 2007. PRESENT: An Ultra-Lightweight Block Cipher. In CHES 2007, Pascal Paillier and Ingrid Verbauwhede (Eds.). Springer, 450--466. Google ScholarDigital Library
- Travis Boraten and Avinash Karanth Kodi. 2016. Packet Security with Path Sensitization for NoCs. In Proc. of DATE. 1136--1139. Google ScholarDigital Library
- Julia Borghoff et al. 2012. PRINCE - A Low-latency Block Cipher for Pervasive Computing Applications (Full version). Technical Report 529.Google Scholar
- Shekhar Borkar. 2007. Thousand Core Chips: A Technology Perspective. In Proc. of DAC. 746--749. Google ScholarDigital Library
- Philip A. Chou, Yunnan Wu, and Kamal Jain. 2003. Practical Network Coding. In Proc. Annual Allerton Conf. on Comm., Control, and Computing.Google Scholar
- W. J. Dally and B. Towles. 2001. Route packets, not wires: on-chip interconnection networks. In Proc. of DAC. 684--689. Google ScholarDigital Library
- J. Frey and Qiaoyan Yu. 2015. Exploiting State Obfuscation to Detect Hardware Trojans in NoC Network Interfaces. In Proc. of IEEE MWSCAS. 1--4.Google ScholarCross Ref
- Sebastian Haas et al. 2017. A Heterogeneous SDR MPSoC in 28 nm CMOS for Low-Latency Wireless Applications. In Proc. of DAC. 47:1--47:6. Google ScholarDigital Library
- Julian Harttung, Elke Franz, and Paul Walther. 2018. Evaluation of Lightweight Cryptographic Algorithms. Technical Report. Dresden University of Technology.Google Scholar
- Hemangee K. Kapoor, G. Bhoopal Rao, Sharique Arshi, and Gaurav Trivedi. 2013. A Security Framework for NoC Using Authenticated Encryption and Session Keys. Circuits, Systems, and Signal Processing, Vol. 32, 6 (2013), 2605--2622. Google ScholarDigital Library
- Paul Kocher et al. 2004. Security as a New Dimension in Embedded System Design. In Proc. of DAC. 753--760. Google ScholarDigital Library
- S. Kumar, A. Jantsch, J. P. Soininen, M. Forsell, M. Millberg, J. Oberg, K. Tiensyrja, and A. Hemani. 2002. A network on chip architecture and design methodology. In Proc. of IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. 105--112. Google ScholarDigital Library
- Chae Hoon Lim and Tymur Korishko. 2006. mCrypton - A Lightweight Block Cipher for Security of Low-Cost RFID Tags and Sensors. In WISA 2005.Google ScholarDigital Library
- OpenSim Ltd. 2019. OMNeT++Discrete Event Simulator. https://omnetpp.org/Google Scholar
- Sadia Moriam et al. 2015. Resilient and Efficient Communication in Many-Core Systems using Network Coding. In Proc. of IEEE IPCCC. Google ScholarDigital Library
- Sadia Moriam et al. 2018. Protecting Communication in Many-Core Systems against Active Attackers. In Proc. of ACM GLSVLSI. Google ScholarDigital Library
- NIST Special Publication 800-38A. 2001. Recommendation for Block Cipher Modes of Operation - Methods and Techniques. U.S. DoC/NIST.Google Scholar
- Simha Sethumadhavan et al. 2015. Trustworthy Hardware from Untrusted Components. Comm. of the ACM, Vol. 58, 9 (Aug. 2015), 60--71. Google ScholarDigital Library
- Gustavus J. Simmons (Ed.). 1991. Contemporary Cryptography - The Science of Information Integrity. IEEE Press. Google ScholarDigital Library
- Sneha N. Ved, Ankit Bhange, Aparna Arya, and Joycee Mekie. 2017. Route-on-Fly: A Single Cycle Router. In Proc. of SPIN. 109--114.Google ScholarCross Ref
Index Terms
- Lightweight Authenticated Encryption for Network-on-Chip Communications
Recommendations
Scalable Hybrid Wireless Network-on-Chip Architectures for Multicore Systems
Multicore platforms are emerging trends in the design of System-on-Chips (SoCs). Interconnect fabrics for these multicore SoCs play a crucial role in achieving the target performance. The Network-on-Chip (NoC) paradigm has been proposed as a promising ...
Exploring hybrid photonic networks-on-chip foremerging chip multiprocessors
CODES+ISSS '09: Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesisIncreasing application complexity and improvements in process technology have today enabled chip multiprocessors (CMPs) with tens to hundreds of cores on a chip. Networks on Chip (NoCs) have emerged as scalable communication fabrics that can support ...
RF interconnects for communications on-chip
ISPD '08: Proceedings of the 2008 international symposium on Physical designIn this paper, we propose a new way of implementing on-chip global interconnect that would meet stringent challenges of core-to-core communications in latency, data rate, and re-configurability for future chip-microprocessors (CMP) with efficient area ...
Comments