Alexandre Chabot
ABSTRACT
Technological advances make it possible to produce increasingly complex electronic components. Nevertheless, these advances are convoyed by an increasing sensitivity to operating conditions and an accelerated aging process. In safety critical applications, it is vital to provide solutions to avoid these limitations and to guarantee a high level of reliability. In most of the existing methods in the literature only Single Event Upsets (SEU) are assumed. The next generations of embedded systems must on one side support Multiple-Bit Upsets (MBU) and avoid to induce a significant memory and processing overheads on the other side. This paper proposes a new method to increase the reliability of SRAM, without dramatically increasing costs in memory space and processing time. Our method, named DPSR for Double Parity Single Redundancy, offers a high level of reliability and takes into fault patterns occurring in real conditions.
- Accellera. 2011. SystemC Standard Download page. (2011). http://www.accellera.org/downloads/standards/systemcGoogle Scholar
- A. Chabot, I. Alouani, S. Niar, and R. Nouacer. 2018. A Comprehensive Fault Injection Strategy for Embedded Systems Reliability Assessment. IEEE International Symposium on Rapid System Prototyping, RSP.Google Scholar
- I. Alouani, S. Niar, F. Kurdahi, and M. Abid. 2012. Parity-based mono-Copy Cache for low power consumption and high reliability. In 2012 23rd IEEE International Symposium on Rapid System Prototyping (RSP). 44--48.Google Scholar
- John Aynsley. 2009. OSCI TLM-2.0 language reference manual (ja32 ed.). Open SystemC Initiative.Google Scholar
- CEA. 2011--2016. UNISIM Virtual Platforms, http://unisim-vp.org. (2011--2016).Google Scholar
- Eric Cheng, Shahrzad Mirkhani, Lukasz Szafaryn, Chen-Yong Cher, Hyungmin Cho, Kevin Skadron, Mircea Stan, Klas Lilja, J.A. Abraham, Pradip Bose, and Subhasish Mitra. 2016. CLEAR: Cross-Layer Exploration for Architecting Resilience - Combining Hardware and Software Techniques to Tolerate Soft Errors in Processor Cores. (04 2016).Google ScholarDigital Library
- Anand Dixit and Alan Wood. 2011. Impact of New Technology on Soft Error Rates. Reliability Physics Symposim (IRPS) (2011), 486--492.Google Scholar
- FIDES-Group. 2010. Reliability Methodology for Electronic Systems.Google Scholar
- M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown. 2001. MiBench: A Free, Commercially Representative Embedded Benchmark Suite. (2001), 3--14. Google ScholarDigital Library
- A. S. Hartman, D. E. Thomas, and B. H. Meyer. 2010. A case for lifetime-aware task mapping in embedded chip multiprocessors. In 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS). 145--154. Google ScholarDigital Library
- A. Hava, J. Qin, J. B. Bernstein, and Y. Bot. 2013. Integrated circuit reliability prediction based on physics-of-failure models in conjunction with field study. In 2013 Proceedings Annual Reliability and Maintainability Symposium (RAMS). 1--6.Google Scholar
- M. K. Qureshi and Z. Chishti. 2013. Operating SECDED-based caches at ultra-low voltage with FLAIR. In 2013 43rd Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN). 1--11. Google ScholarDigital Library
- D. Radaelli, H. Puchner, Skip Wong, and S. Daniel. 2005. Investigation of multi-bit upsets in a 150 nm technology SRAM device. IEEE Transactions on Nuclear Science 52, 6 (Dec 2005), 2433--2437.Google ScholarCross Ref
- B. Vedder. 2015. Testing Safety-Critical Systems using Fault Injection and Property-Based Testing. Halmstad. Licentiate dissertation.Google Scholar
- D. Zhu and H. Aydin. 2009. Reliability-Aware Energy Management for Periodic Real-Time Tasks. IEEE Trans. Comput. 58, 10 (Oct 2009), 1382--1397. Google ScholarDigital Library
Recommendations
A Memory Reliability Enhancement Technique for Multi Bit Upsets
AbstractTechnological advances allow the production of increasingly complex electronic systems. Nevertheless, technology and voltage scaling increased dramatically the susceptibility of new devices not only to Single Bit Upsets (SBU), but also to Multiple ...
New Mix codes for multiple bit upsets mitigation in fault-secure memories
Nowadays, multibit error correction codes (MECCs) are effective approaches to mitigate multiple bit upsets (MBUs) in memories. As technology scales, combinational circuits have become more susceptible to radiation induced single event transient (SET). ...
Self-reference scrubber for TMR systems based on xilinx virtex FPGAs
PATMOS'11: Proceedings of the 21st international conference on Integrated circuit and system design: power and timing modeling, optimization, and simulationSRAM-based FPGAs are sensitive to radiation effects. Soft errors can appear and accumulate, potentially defeating mitigation strategies deployed at the Application Layer. Therefore, Configuration Memory scrubbing is required to improve radiation ...
Comments